{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:50:54Z","timestamp":1730343054614,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116487","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:28:37Z","timestamp":1592249317000},"page":"858-863","source":"Crossref","is-referenced-by-count":0,"title":["Energy-aware Placement for SRAM-NVM Hybrid FPGAs"],"prefix":"10.23919","author":[{"given":"Seongsik","family":"Park","sequence":"first","affiliation":[]},{"given":"Jongwan","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sungroh","family":"Yoon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2018.02.018"},{"key":"ref11","first-page":"385","article-title":"A circuit and architecture codesign approach for a hybrid cmos–sttram nonvolatile fpga","volume":"10","author":"paul","year":"2010","journal-title":"IEEE TNANO"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329208"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681655"},{"key":"ref14","first-page":"1","article-title":"Teshop: A temperature sensing based hotspot-driven placement technique for fpgas","author":"lu","year":"2016","journal-title":"FPL"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723143"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629937"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372547"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062198"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317881"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref3","first-page":"40","article-title":"Design and architectural assessment of 3-d resistive memory technologies in fpgas","volume":"12","author":"gaillardon","year":"2012","journal-title":"IEEE TNANO"},{"key":"ref6","first-page":"2023","article-title":"Fpga based on integration of cmos and rram","volume":"19","author":"tanachutiwat","year":"2010","journal-title":"IEEE TVLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537010"},{"key":"ref8","first-page":"139","article-title":"High-density and high-reliability nonvolatile field-programmable gate array with stacked 1d2r rram array","volume":"24","author":"huang","year":"2015","journal-title":"IEEE TVLSI"},{"key":"ref7","first-page":"864","article-title":"Fpga-rpi : A novel fpga architecture with rram-based programmable interconnects","volume":"22","author":"cong","year":"2013","journal-title":"IEEE TVLSI"},{"key":"ref2","volume":"497","author":"betz","year":"2012","journal-title":"Architecture and CAD for Deep-Submicron FPGAs"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2017.8064477"},{"key":"ref22","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"IEEE TCAD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116487.pdf?arnumber=9116487","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T18:42:48Z","timestamp":1594665768000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116487\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":22,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116487","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}