{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T16:19:01Z","timestamp":1756570741744,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116495","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"31-36","source":"Crossref","is-referenced-by-count":7,"title":["Ternary Compute-Enabled Memory using Ferroelectric Transistors for Accelerating Deep Neural Networks"],"prefix":"10.23919","author":[{"given":"Sandeep Krishna","family":"Thirumala","sequence":"first","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}]},{"given":"Shubham","family":"Jain","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}]},{"given":"Sumeet Kumar","family":"Gupta","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}]},{"given":"Anand","family":"Raghunathan","sequence":"additional","affiliation":[{"name":"Purdue University,School of Electrical and Computer Engineering,West Lafayette,IN,USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998165"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824826"},{"key":"ref14","doi-asserted-by":"crossref","DOI":"10.1109\/JSSC.2016.2515510","article-title":"A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) using Push-Rule 6T Bit Cell Enabling Logic-inMemory","author":"jeloka","year":"2016","journal-title":"IEEE Journal of Solid-State Circuits (JSSC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012671"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342213"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918288"},{"key":"ref19","doi-asserted-by":"crossref","DOI":"10.1109\/LMAG.2015.2422260","article-title":"Spin-Hall magnetic random-access memory with dual read\/write ports for on-chip caches","volume":"6","author":"seo","year":"2015","journal-title":"IEEE Magn Lett"},{"key":"ref4","article-title":"Hitnet: Hybrid ternary recurrent neural network","volume":"31","author":"wang","year":"2018","journal-title":"In Advances in Neural Information Processing Systems"},{"key":"ref3","article-title":"WRPN: Wide reduced-precision networks","author":"mishra","year":"2017","journal-title":"CoRR"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"journal-title":"VIDIA Tesla V100 Tensor Core GPU","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342235"},{"key":"ref7","article-title":"XNOR-Net: ImageNet Classification Using Binary Convolutional Neural Networks","author":"rastegari","year":"2016","journal-title":"CoRR"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428029"},{"article-title":"TiM-DNN: Ternary in Memory accelerator for Deep Neural Networks","year":"2019","author":"jain","key":"ref9"},{"year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2797887"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2897960"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2558149"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126964"},{"key":"ref23","article-title":"Characterizing Process Variation in Nanometer CMOS","author":"agarwal","year":"2007","journal-title":"ACM\/IEEE Design Automation Conference"},{"article-title":"XNORBIN: A 95 TOP\/s\/W Hardware Accelerator for Binary Convolutional Neural Networks","year":"2018","author":"bahou","key":"ref25"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116495.pdf?arnumber=9116495","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,7]],"date-time":"2024-08-07T18:26:19Z","timestamp":1723055179000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116495\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116495","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}