{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:42:02Z","timestamp":1773247322314,"version":"3.50.1"},"reference-count":29,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116500","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"13-18","source":"Crossref","is-referenced-by-count":23,"title":["Rescuing Logic Encryption in Post-SAT Era by Locking & Obfuscation"],"prefix":"10.23919","author":[{"given":"Amin","family":"Rezaei","sequence":"first","affiliation":[{"name":"Northwestern University,Evanston,IL,USA"}]},{"given":"Yuanqi","family":"Shen","sequence":"additional","affiliation":[{"name":"Northwestern University,Evanston,IL,USA"}]},{"given":"Hai","family":"Zhou","sequence":"additional","affiliation":[{"name":"Northwestern University,Evanston,IL,USA"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176634"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902972"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342086"},{"key":"ref17","first-page":"189","article-title":"Novel bypass attack and bdd-based tradeoff analysis against all known logic locking attacks","author":"xu","year":"2017","journal-title":"Cryptographic Hardware and Embedded SystemsCHES '07"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714924"},{"key":"ref28","article-title":"Logic synthesis and optimization benchmarks user guide version 3.0","author":"yang","year":"1991","journal-title":"Microelectronics Center of North Carolina International Workshop on Logic Synthesis"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"ref27","first-page":"677","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00102"},{"key":"ref29","article-title":"Abc: A system for sequential synthesis and verification","author":"synthesis","year":"0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341984"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.59"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297317"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref21","article-title":"A humble theory and application for logic encryption","author":"zhou","year":"2017","journal-title":"Cryptology ePrint Archive Report"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715163"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967065"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2020,3,9]]},"end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116500.pdf?arnumber=9116500","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T23:47:47Z","timestamp":1659484067000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116500\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":29,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116500","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}