{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,1]],"date-time":"2025-07-01T12:49:11Z","timestamp":1751374151940,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116501","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:28:37Z","timestamp":1592249317000},"page":"318-321","source":"Crossref","is-referenced-by-count":14,"title":["ASCELLA: Accelerating Sparse Computation by Enabling Stream Accesses to Memory"],"prefix":"10.23919","author":[{"given":"Bahar","family":"Asgari","sequence":"first","affiliation":[]},{"given":"Ramyad","family":"Hadidi","sequence":"additional","affiliation":[]},{"given":"Hyesoon","family":"Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00029"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2172\/891708"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2019.2930057"},{"article-title":"Iterative methods forsparse linearsystems","year":"2003","author":"saad","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.2172\/7093021","article-title":"Itpackv 2d user's guide","author":"kincaid","year":"1989"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2049662.2049663"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1137\/130948811"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/2699470","article-title":"Optimizing sparse matrixmatrix multiplication for the gpu","volume":"41","author":"dalton","year":"2015","journal-title":"ACM TOMS"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/cta.796"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.47"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00067"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2013.6670336"},{"key":"ref2","first-page":"559","article-title":"Performance evaluation of sparse matrix multiplication kernels on intel xeon phi","author":"saule","year":"2013","journal-title":"PPAM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2017.2656893"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3322472"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116501.pdf?arnumber=9116501","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,2]],"date-time":"2023-10-02T07:41:43Z","timestamp":1696232503000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116501\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116501","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}