{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:50:58Z","timestamp":1730343058040,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116506","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:28:37Z","timestamp":1592249317000},"page":"1187-1192","source":"Crossref","is-referenced-by-count":5,"title":["Computational SRAM Design Automation using Pushed-Rule Bitcells for Energy-Efficient Vector Processing"],"prefix":"10.23919","author":[{"given":"J.-P.","family":"Noel","sequence":"first","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI,Grenoble,F-38000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Egloff","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI,Grenoble,F-38000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kooli","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI,Grenoble,F-38000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Gauchi","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI,Grenoble,F-38000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-M.","family":"Portal","sequence":"additional","affiliation":[{"name":"Aix-Marseille Univ, Universite de Toulon, CNRS, IM2NP,Marseille,France"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.-P.","family":"Charles","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LIST,Grenoble,F-38000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Vivet","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI,Grenoble,F-38000"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Giraud","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, CEA, LETI,Grenoble,F-38000"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"229","article-title":"5.6 Mb\/mm2 1R1W 8T SRAM Arrays Operating Down to 560 mV Utilizing Small-Signal Sensing With Charge Shared Bitline and Asymmetric Sense Amplifier in 14 nm FinFET CMOS Technology","volume":"52","author":"kulkami","year":"2017","journal-title":"JSSC"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746308"},{"key":"ref12","first-page":"145","article-title":"A Configurable 2-in-l SRAM Compiler with ConstantNegative-Level Write Driver for Low Vmin in 16nm Fin-FET CMOS","author":"wu","year":"2014","journal-title":"A-SSCC"},{"key":"ref13","article-title":"A 6.05-Mb\/mm2 16-nm FinFET Double Pumping 1W1R 2-port SRAM with 313ps Read Access Time","author":"yabuuchi","year":"2016","journal-title":"VLSI circuits"},{"key":"ref14","first-page":"17","article-title":"A 5.92-Mb\/mm2 28-nm Pseudo 2-Read\/Write Dual-port SRAM using Double Pumping Circuitry","author":"ishii","year":"2016","journal-title":"A-SSCC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2017.8225996"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502393"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2776302"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"article-title":"Exploration of a Scalable Vector-based In-Memory Computing Architecture via a System-on-Chip Evaluation Framework","year":"2020","author":"gauchi","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2019.8662419"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920373"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342276"},{"article-title":"Computer Architecture: A Quantitative Approach","year":"2018","author":"hennessy","key":"ref2"},{"key":"ref1","first-page":"10","article-title":"Computing’s Energy Problem (and what we can do about it)","author":"horowitz","year":"2014","journal-title":"ISSCC"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409673"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116506.pdf?arnumber=9116506","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T19:47:41Z","timestamp":1659469661000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116506\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116506","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}