{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T12:41:14Z","timestamp":1763988074675,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116509","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"1408-1413","source":"Crossref","is-referenced-by-count":5,"title":["Capturing and Obscuring Ping-Pong Patterns to Mitigate Continuous Attacks"],"prefix":"10.23919","author":[{"given":"Kai","family":"Wang","sequence":"first","affiliation":[]},{"given":"Fengkai","family":"Yuan","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Hou","sequence":"additional","affiliation":[]},{"given":"Zhenzhou","family":"Ji","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Meng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"151","article-title":"Achieving noninclusive cache performance with inclusive caches: Temporal locality aware (tla) cache management policies","author":"jaleel","year":"2010","journal-title":"Proc of the 43rd MICRO"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1145\/3085572"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/MICRO.2018.00068"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/2897937.2898086"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1145\/3310273.3323051"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1145\/3079856.3080222"},{"key":"ref4","first-page":"719","article-title":"Flush+ reload: a high resolution, low noise, l3 cache side-channel attack","author":"yarom","year":"2014","journal-title":"23rd USENIX Security Symposium"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"279","DOI":"10.1007\/978-3-319-40667-1_14","article-title":"Flush+ flush: a fast and stealthy cache attack","author":"gruss","year":"2016","journal-title":"Detection of Intrusions and Malware and Vulnerability Assessment"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/HPCA.2016.7446082"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/SP.2019.00004"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1186\/s42400-018-0001-z","article-title":"Security-first architecture: deploying physically isolated active security processors for safeguarding the future of computing","volume":"1","author":"meng","year":"2018","journal-title":"Cybersecurity"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/1273440.1250723"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/2382196.2382230"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/SP.2015.43"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116509.pdf?arnumber=9116509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:43:20Z","timestamp":1594680200000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116509","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}