{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:58:07Z","timestamp":1758124687046},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116520","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"61-66","source":"Crossref","is-referenced-by-count":15,"title":["Securing Programmable Analog ICs Against Piracy"],"prefix":"10.23919","author":[{"given":"Mohamed","family":"Elshamy","sequence":"first","affiliation":[]},{"given":"Alhassan","family":"Sayed","sequence":"additional","affiliation":[]},{"given":"Marie-Minerve","family":"Louerat","sequence":"additional","affiliation":[]},{"given":"Amine","family":"Rhouni","sequence":"additional","affiliation":[]},{"given":"Hassan","family":"Aboushady","sequence":"additional","affiliation":[]},{"given":"Haralampos-G.","family":"Stratigopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"},{"key":"ref11","article-title":"Analog performance locking through neural network-based biasing","author":"volanis","year":"2019","journal-title":"IEEE VLSI Test Symposium"},{"key":"ref12","article-title":"Mixed-signal hardwre security using mixlock: Demonstration in an audio application","author":"leonhard","year":"2019","journal-title":"International Conference on Synthesis Modeling Analysis and Simulation Methods and Applications to Circuit Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2598184"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2348593"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2320516"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2248832"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024805"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-017-0024-z"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.50"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2332291"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242064"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2017.7906739"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2728366"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref9","article-title":"Mixlock: Securing mixed-signal circuits via logic locking","author":"leonhard","year":"2019","journal-title":"Design Automation and Test in Europe Conference"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116520.pdf?arnumber=9116520","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:43:22Z","timestamp":1594680202000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116520\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":18,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116520","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}