{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,5]],"date-time":"2025-11-05T11:17:54Z","timestamp":1762341474713},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116522","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"618-621","source":"Crossref","is-referenced-by-count":17,"title":["Fast and Accurate Performance Evaluation for RISC-V using Virtual Prototypes"],"prefix":"10.23919","author":[{"given":"Vladimir","family":"Herdt","sequence":"first","affiliation":[]},{"given":"Daniel","family":"Grose","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"ref10","article-title":"RV8"},{"year":"0","key":"ref11","article-title":"DBT-RISE"},{"year":"0","key":"ref12","article-title":"Renode"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"SIGARCH Comput Archit News"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.1105"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2656106.2656117"},{"key":"ref16","first-page":"1","article-title":"An approach to improve accuracy of source-level tlms of embedded software","author":"wang","year":"2011","journal-title":"DATE"},{"key":"ref17","article-title":"Accurately timed transaction level models for virtual prototyping at high abstraction level","author":"lu","year":"2012","journal-title":"DATE"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.129"},{"key":"ref19","first-page":"593","article-title":"A QEMU and SystemC-based cycle-accurate ISS for performance estimation on soc development","author":"chiang","year":"2011","journal-title":"TCAD"},{"journal-title":"IEEE Standard SystemC Language Reference Manual","year":"2011","key":"ref4"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317807"},{"journal-title":"Better Software Faster! Best Practices in Virtual Prototyping","year":"2014","author":"de schutter","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2018.8524047"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-3631-5"},{"year":"0","key":"ref8","article-title":"Spike RISC-V ISA simulator"},{"year":"0","key":"ref7","article-title":"SiFive FE310-G000 Manual v2p3"},{"journal-title":"The RISC-V Instruction Set Manual Volume II Privileged Architecture","year":"2017","author":"waterman","key":"ref2"},{"year":"0","key":"ref9","article-title":"RISCV-QEMU"},{"journal-title":"The RISC-V instruction set manual volume i Unprivileged ISA","year":"2017","author":"waterman","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3300189.3300192"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176470"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICSAMOS.2010.5642102"},{"article-title":"Embench: An evolving benchmark suite for embedded iot computers from an academic-industrial cooperative","year":"0","author":"bennett","key":"ref24"},{"year":"0","key":"ref23","article-title":"Embench: A modern embedded benchmark suite"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287631"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2017.8303898"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116522.pdf?arnumber=9116522","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,21]],"date-time":"2022-04-21T19:39:34Z","timestamp":1650569974000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116522\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":27,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116522","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}