{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T16:26:39Z","timestamp":1758126399408},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116534","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"670-673","source":"Crossref","is-referenced-by-count":4,"title":["A Scalable Mixed Synthesis Framework for Heterogeneous Networks"],"prefix":"10.23919","author":[{"given":"Max","family":"Austin","sequence":"first","affiliation":[]},{"given":"Scott","family":"Temple","sequence":"additional","affiliation":[]},{"given":"Walter Lau","family":"Neto","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Amaru","sequence":"additional","affiliation":[]},{"given":"Xifan","family":"Tang","sequence":"additional","affiliation":[]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605442"},{"journal-title":"Using METIS and hMETIS Algorithms in Circuit Partitioning","year":"2006","author":"miettinen","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013899"},{"article-title":"The EPFL logic synthesis libraries","year":"2018","author":"soeken","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1137\/1.9781611974317.5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.748202"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3205455.3205475"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"ref3","article-title":"Iwls 2005 benchmarks","author":"albrecht","year":"2005","journal-title":"Tech Rep"},{"article-title":"A circuit toolkit","year":"0","author":"soeken","key":"ref6"},{"article-title":"Abc: A system for sequential synthesis and verification","year":"2018","author":"synthesis","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593158"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"article-title":"Openpiton design benchmark","year":"0","author":"university","key":"ref2"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"2003","author":"de micheli","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2013.6509585"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116534.pdf?arnumber=9116534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:43:17Z","timestamp":1594680197000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116534\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":16,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116534","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}