{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,22]],"date-time":"2025-05-22T06:25:38Z","timestamp":1747895138538,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,3,1]],"date-time":"2020-03-01T00:00:00Z","timestamp":1583020800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116563","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T19:28:37Z","timestamp":1592249317000},"page":"574-579","source":"Crossref","is-referenced-by-count":2,"title":["Saving Power by Converting Flip-Flop to 3-Phase Latch-Based Designs"],"prefix":"10.23919","author":[{"given":"Huimei","family":"Cheng","sequence":"first","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xi","family":"Li","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yichen","family":"Gu","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter A.","family":"Beerel","sequence":"additional","affiliation":[{"name":"University of Southern California,Ming Hsieh Department of Electrical and Computer Engineering,Los Angeles,CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"985","article-title":"Short path padding with multiple-Vtcells for wide-pulsed-latch based circuits at ultra-low voltage","author":"ding","year":"2017","journal-title":"ASICON"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.24"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337563"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref14","article-title":"Automatic retiming of two-phase latch-based resilient circuits","author":"cheng","year":"2018","journal-title":"IEEE TCAD"},{"key":"ref15","first-page":"1","article-title":"Optimal clocking of synchronous systems","author":"sakallah","year":"1990","journal-title":"ACM Intl Workshop on Timing Issues in the Specification and Synthesis of Digital Systems"},{"year":"0","key":"ref16","article-title":"ISCAS89: International symposium on circuits and systems sequential benchmark"},{"year":"2019","key":"ref17","article-title":"MIT-LL common evaluation platform (CEP)"},{"year":"2014","key":"ref18","article-title":"Plasma CPU"},{"year":"2016","key":"ref19","article-title":"Rocket chip"},{"key":"ref4","article-title":"The advantages of latch-based design under process variation","author":"hurst","year":"2006","journal-title":"Proc IWLS"},{"key":"ref3","first-page":"33","article-title":"Sub-threshold latch-based icyflex2 32-bit processor with wide supply range operation","author":"pons","year":"2016","journal-title":"ESSDERC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2015.13"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177103"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419801"},{"key":"ref7","first-page":"181","article-title":"Low-power pulse-triggered flip-flop design based on a signal feed-through scheme","volume":"22","author":"lin","year":"2014","journal-title":"IEEE TVLSI"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357308"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351251"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0289"},{"year":"0","key":"ref20","article-title":"ARM Cortex M0"},{"article-title":"Gurobi optimizer reference manual","year":"2018","author":"gurobi optimization","key":"ref22"},{"key":"ref21","article-title":"Automatic conversion from flip-flop to 3-phase latch-based designs","author":"cheng","year":"2019","journal-title":"CoRR"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/344166.344540"},{"journal-title":"Closing the Gap Between ASIC & Custom Tools and Techniques for High-Performance ASIC Design","year":"2002","author":"chinnery","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1989.100747"},{"key":"ref25","first-page":"1173","article-title":"Probability-driven multibit flip-flop integration with clock gating","volume":"25","author":"gluzer","year":"2016","journal-title":"IEEE TVLSI"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116563.pdf?arnumber=9116563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,2]],"date-time":"2022-08-02T19:48:16Z","timestamp":1659469696000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116563","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}