{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:51:13Z","timestamp":1730343073812,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116566","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"382-387","source":"Crossref","is-referenced-by-count":1,"title":["Nano-Crossbar based Computing: Lessons Learned and Future Directions"],"prefix":"10.23919","author":[{"given":"Mustafa","family":"Altun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ismail","family":"Cevik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ahmet","family":"Erten","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Osman","family":"Eksik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mircea","family":"Stan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Csaba Andras","family":"Moritz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","first-page":"942709","article-title":"Impact of a sadp flow on the design and process for n10\/n7 metal layers","volume":"9427","author":"gillijns","year":"2015","journal-title":"Design-Process-Technology Co-optimization for Manufacturability IX"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1117\/12.713393"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180591"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2602804"},{"key":"ref12","article-title":"A fast logic mapping algorithm for multiple- type-defect tolerance in reconfigurable nano-crossbar arrays","author":"tunali","year":"2017","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2017.8292053"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2018.2829518"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644806"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2019.8704615"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.053631138"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"ref19","first-page":"997","article-title":"Nanowire crossbar logic and standard cell- based integration","volume":"17","author":"dong","year":"2009","journal-title":"IEEE TVLSI"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1117\/12.209195"},{"key":"ref4","first-page":"423","article-title":"Logic synthesis for switching lattices by decomposition with p-circuits","author":"bemasconi","year":"2016","journal-title":"DSD"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2661632"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.08.004"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.05.004"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1117\/12.978706"},{"key":"ref5","first-page":"1","article-title":"Synthesis of switching lattices of dimesional-reducible boolean functions","author":"bemasconi","year":"2016","journal-title":"VLSI-SoC"},{"key":"ref8","first-page":"1637","article-title":"A satisfiability-based approximate algorithm for logic synthesis using switching lattices","author":"aksoy","year":"2019","journal-title":"DATE"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2018.08.002"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926998"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342047"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2015.51"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1126\/science.291.5504.630"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nature09749"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-004-3154-4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116304"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715123"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232211"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.100"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116566.pdf?arnumber=9116566","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,27]],"date-time":"2020-07-27T22:09:08Z","timestamp":1595887748000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116566\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":31,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116566","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}