{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:52:32Z","timestamp":1725709952094},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,3]]},"DOI":"10.23919\/date48585.2020.9116569","type":"proceedings-article","created":{"date-parts":[[2020,6,15]],"date-time":"2020-06-15T23:28:37Z","timestamp":1592263717000},"page":"1073-1078","source":"Crossref","is-referenced-by-count":3,"title":["Modeling and Designing of a PVT Auto-tracking Timing-speculative SRAM"],"prefix":"10.23919","author":[{"given":"Shan","family":"Shen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianxiang","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Ling","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Longxing","family":"Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2015.7313895"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465399"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418031"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2837862"},{"key":"ref14","article-title":"TS Cache: A Fast Cache With Timing-Speculation Mechanism Under Low Supply Voltages","author":"shen","year":"2019","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357535"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2933463"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/1757-899X\/565\/1\/012008"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2109440"},{"key":"ref3","article-title":"A 210mV 7.3 MHz 8T SRAM with dual data- aware write-assists and negative read wordline for high cell-stability, speed and area-efficiency","author":"chen","year":"2013","journal-title":"2013 Symposiumon VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433815"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.891726"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433813"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746310"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346504"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2177004"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993688"}],"event":{"name":"2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2020,3,9]]},"location":"Grenoble, France","end":{"date-parts":[[2020,3,13]]}},"container-title":["2020 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9112295\/9116186\/09116569.pdf?arnumber=9116569","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,13]],"date-time":"2020-07-13T22:42:40Z","timestamp":1594680160000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9116569\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date48585.2020.9116569","relation":{},"subject":[],"published":{"date-parts":[[2020,3]]}}}