{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,12]],"date-time":"2026-06-12T15:43:04Z","timestamp":1781278984126,"version":"3.54.1"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9473916","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1192-1197","source":"Crossref","is-referenced-by-count":17,"title":["HiMap: Fast and Scalable High-Quality Mapping on CGRA via Hierarchical Abstraction"],"prefix":"10.23919","author":[{"given":"Dhananiaya","family":"Wijerathne","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhaoying","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anuj","family":"Pathania","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tulika","family":"Mitra","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lothar","family":"Thiele","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"DRESC: A retargetable compiler for CGRAs","author":"mei","year":"0","journal-title":"FPT '02"},{"key":"ref11","article-title":"Polybench: The polyhedral benchmark suite","author":"pouchet","year":"0","journal-title":"PolyBench\/C 4 1"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942148"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"key":"ref14","article-title":"REGIMap: Register-aware application mapping on CGRAs","author":"hamzeh","year":"0","journal-title":"DAC '13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412149"},{"key":"ref16","article-title":"An architecture-agnostic integer linear programming approach to CGRA mapping","author":"chin","year":"0","journal-title":"DAC'18"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/71.80125"},{"key":"ref18","article-title":"Optimal systolic design for the transitive closure and the shortest path problems","author":"kung","year":"1987","journal-title":"IEEE Transactions on Computers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref4","article-title":"A framework for adding low-overhead, fine-grained power domains to CGRAs","author":"nayak","year":"0","journal-title":"DATE'20"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref3","author":"fleming","year":"2019","journal-title":"Washington DC Patent and Trademark Office"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342172"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056851"},{"key":"ref7","article-title":"HyCUBE: A 0.9 V 26.4 MOPS\/mW, 290 pJ\/cycle, power efficient accelerator for IoT applications","author":"bo","year":"0","journal-title":"A-SSCC'19"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2629610"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/192724.192731"},{"key":"ref1","article-title":"A Coarse Grain Reconfigurable Array (CGRA) for statically scheduled data flow computing","author":"nicol","year":"2017","journal-title":"Wave Computing White Paper"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240838"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3358177"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3358198"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/292395.292412"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1006\/jvlc.2000.0191"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09473916.pdf?arnumber=9473916","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T19:48:46Z","timestamp":1643399326000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9473916\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":28,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9473916","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}