{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:17:16Z","timestamp":1781194636191,"version":"3.54.1"},"reference-count":19,"publisher":"IEEE","funder":[{"DOI":"10.13039\/100004807","name":"Deutsche Forschungsgemeinshaft (DFG)","doi-asserted-by":"publisher","award":["124020371"],"award-info":[{"award-number":["124020371"]}],"id":[{"id":"10.13039\/100004807","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9473918","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"673-678","source":"Crossref","is-referenced-by-count":16,"title":["Margin-Maximization in Binarized Neural Networks for Optimizing Bit Error Tolerance"],"prefix":"10.23919","author":[{"given":"Sebastian","family":"Buschjager","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jian-Jia","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kuan-Hsun","family":"Chen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mario","family":"Gunzel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christian","family":"Hakert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Katharina","family":"Morik","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rodion","family":"Novkin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lukas","family":"Pfahler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mikail","family":"Yayla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1162\/089976604773135104"},{"key":"ref12","author":"sari","year":"2019","journal-title":"How does batch normalization help binary training?"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/72.963771"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2644279"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2727528"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2742698"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351255"},{"key":"ref18","first-page":"7","article-title":"Sram voltage scaling for energy-efficient convolutional neural networks","author":"yang","year":"0","journal-title":"Quality Electronic Design (IS QED) 2017 18th International Symposium on"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1015330.1015332"},{"key":"ref4","author":"henwood","year":"2019","journal-title":"Layerwise noise maximisation to train low-energy deep neural networks"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICNN.1997.616152"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH47378.2019.181300"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS.2019.8771544"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358280"},{"key":"ref7","first-page":"4107","article-title":"Bi-narized neural networks","author":"hubara","year":"2016","journal-title":"Advances in neural information processing systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(98)00094-X"},{"key":"ref1","article-title":"Towards explainable bit error tolerance of resistive ram-based binarized neural networks","author":"buschj\u00e4ger","year":"2020","journal-title":"CoRR abs\/2002 00909"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942068"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09473918.pdf?arnumber=9473918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T19:48:57Z","timestamp":1643399337000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9473918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":19,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9473918","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}