{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T07:19:50Z","timestamp":1763018390466},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9473919","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"621-626","source":"Crossref","is-referenced-by-count":6,"title":["Scramble Cache: An Efficient Cache Architecture for Randomized Set Permutation"],"prefix":"10.23919","author":[{"given":"Amine","family":"Jaamoum","sequence":"first","affiliation":[]},{"given":"Thomas","family":"Hiscock","sequence":"additional","affiliation":[]},{"given":"Giorgio Di","family":"Natale","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"279","article-title":"Flush+ flush: a fast and stealthy cache attack","author":"gruss","year":"0","journal-title":"Detection of Intrusions and Malware and Vulnerability Assessment"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-019-00075-9"},{"key":"ref12","article-title":"Partitioned cache architecture as a side-channel defence mechanism","author":"page","year":"2005","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref13","article-title":"Improving real-time performance by utilizing cache allocation technology","author":"intel","year":"2015","journal-title":"Intel Corporation"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"ref17","article-title":"Side-channel vulnerability factor: A metric for measuring information leakage","author":"demme","year":"0","journal-title":"International Symposium on Computer Architecture (ISCA)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.28"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2016.85"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71817-0_18"},{"key":"ref3","article-title":"Theoretical use of cache memory as a cryptanalytic side-channel","author":"page","year":"2002","journal-title":"IACR Cryptology ePrint Archive"},{"key":"ref6","article-title":"Cache attacks and countermeasures: the case of aes","author":"osvik","year":"0","journal-title":"RSA Conference"},{"journal-title":"Cache-timing attacks on AES","year":"2005","author":"bernstein","key":"ref5"},{"key":"ref8","article-title":"Cache template attacks: Automating attacks on inclusive last-level caches","author":"gruss","year":"0","journal-title":"USENIX Security Symposium"},{"journal-title":"Cache missing for fun and profit","year":"2005","author":"percival","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The Gem5 simulator","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref1","article-title":"Timing attacks on implementations of diffie-hellman, rsa, dss, and other systems","author":"kocher","year":"0","journal-title":"International Cryptology Conference"},{"key":"ref9","article-title":"Flush+ reload: a high resolution, low noise, 13 cache side-channel attack","author":"yarom","year":"0","journal-title":"Usenix Security Symp"},{"key":"ref20","article-title":"Scattercache: Thwarting cache attacks via cache set randomization","author":"werner","year":"0","journal-title":"28th USENIX Security Symposium"},{"key":"ref22","article-title":"Accuracy evaluation of Gem5 simulator system","author":"butko","year":"0","journal-title":"6th International Workshop on Reconfigurable Communication-Centric Systems-on-Chip (ReCoSoC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09473919.pdf?arnumber=9473919","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T19:49:17Z","timestamp":1643399357000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9473919\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9473919","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}