{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:08:57Z","timestamp":1740100137066,"version":"3.37.3"},"reference-count":25,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100001809","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1908045"],"award-info":[{"award-number":["CCF-1908045"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9473921","type":"proceedings-article","created":{"date-parts":[[2021,8,9]],"date-time":"2021-08-09T21:42:08Z","timestamp":1628545328000},"page":"152-157","source":"Crossref","is-referenced-by-count":2,"title":["Advances in Testing and Design-for-Test Solutions for M3D Integrated Circuits"],"prefix":"10.23919","author":[{"given":"Sanmitra","family":"Banerjee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arjun","family":"Chaudhuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shao-Chun","family":"Hung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3041026"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.945309"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICMEL.2004.1314941"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2015.7116296"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2019.8791515"},{"key":"ref15","article-title":"NodeRank: observation-point insertion for fault localization in monolithic 3D ICs","author":"chaudhuri","year":"0","journal-title":"IEEE Asian Test Symposium"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584088"},{"key":"ref17","first-page":"1060","article-title":"Pattern selection for testing of deep sub-micron timing defects","volume":"2","author":"chao","year":"0","journal-title":"Proc Design Automation and Test in Europe"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"1924","DOI":"10.1109\/TCAD.2005.852674","article-title":"Longest-path selection for delay test under process variation","volume":"24","author":"lu","year":"2005","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1994.326856"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2014.7028194"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424352"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796702"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/S3S.2015.7333529"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897589"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203860"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897308"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271098"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISAPM.2011.6105753"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2897589"},{"key":"ref22","article-title":"Reliable power delivery and analysis of power-supply noise during testing in monolithic 3D ICs","author":"koneru","year":"2019","journal-title":"IEEE VLSI Test Symposium (VTS)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001406"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref23","article-title":"Power supply noise-aware scan test pattern reshaping for at-speed delay fault testing of monolithic 3D ICs","author":"hung","year":"0","journal-title":"IEEE Asian Test Symposium"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09473921.pdf?arnumber=9473921","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T00:02:34Z","timestamp":1643414554000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9473921\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9473921","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}