{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:09:03Z","timestamp":1740100143870,"version":"3.37.3"},"reference-count":46,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation","doi-asserted-by":"publisher","award":["182428"],"award-info":[{"award-number":["182428"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011102","name":"European Union","doi-asserted-by":"publisher","award":["871738"],"award-info":[{"award-number":["871738"]}],"id":[{"id":"10.13039\/100011102","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9473947","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1645-1650","source":"Crossref","is-referenced-by-count":10,"title":["Shared FPGAs and the Holy Grail: Protections against Side-Channel and Fault Attacks"],"prefix":"10.23919","author":[{"given":"Ognjen","family":"Glamocanin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dina G.","family":"Mahmoud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mirjana","family":"Stojilovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919644"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367053"},{"journal-title":"Power Analysis Attacks - Revealing the Secrets of Smart Cards","year":"2007","author":"mangard","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415694"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.32"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942094"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132682"},{"key":"ref35","article-title":"FPGA Implementations of the AES Masked Against Power Analysis Attacks","author":"regazzoni","year":"2011","journal-title":"COSADE"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00039"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00060"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00016"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3196494.3196518"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415695"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00070"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"},{"key":"ref17","article-title":"An inside job: Remote power analysis attacks on FPGAs","author":"schellenberg","year":"2018","journal-title":"DATE"},{"journal-title":"Remote power side-channel attacks on CNN accelerators in FPGAs","year":"2020","author":"moini","key":"ref18"},{"key":"ref19","article-title":"Remote side-channel attacks on heterogeneous SoC","author":"gravellier","year":"2019","journal-title":"CARDIS"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00038"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IVSW.2017.8031556"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00031"},{"key":"ref6","article-title":"Are cloud FPGAs really vulnerable to power analysis attacks?","author":"glamocanin","year":"2020","journal-title":"DATE"},{"key":"ref29","article-title":"Nonintru-sive and adaptive monitoring for locating voltage attacks in virtualized FPGAs","author":"mirzargar","year":"2020","journal-title":"FPT"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240841"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"ref7","article-title":"Timing violation induced faults in multi-tenant FPGAs","author":"mahmoud","year":"2019","journal-title":"DATE"},{"journal-title":"Alibaba","article-title":"Compute optimized instance families with FPGAs","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"journal-title":"Amazon EC2 F1 Amazon AWS","year":"2019","key":"ref1"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375322"},{"key":"ref20","article-title":"X-Attack: Remote activation of satisfiability don't-care hardware Trojans on shared FPGAs","author":"mahmoud","year":"2020","journal-title":"FPL"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.53"},{"key":"ref22","article-title":"RAM-J am: Remote temperature and voltage fault attack on FPGAs using memory collisions","author":"alam","year":"2019","journal-title":"FDTC"},{"key":"ref21","article-title":"Power wasting circuits for cloud FPGA attacks","author":"provelengios","year":"2020","journal-title":"FPL"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375319"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.117"},{"key":"ref44","article-title":"Neighbors from hell: Voltage attacks against deep learning accelerators on multi-tenant FPGAs","author":"boutros","year":"2020","journal-title":"FPT"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870452"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2962501"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3402937"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09473947.pdf?arnumber=9473947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T20:24:45Z","timestamp":1643401485000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9473947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":46,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9473947","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}