{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,12]],"date-time":"2026-09-12T17:45:26Z","timestamp":1789235126493,"version":"build-2803163510"},"reference-count":36,"publisher":"IEEE","funder":[{"DOI":"10.13039\/100017538","name":"SO(DA)2 project under PNNL's Data-Model Convergence (DMC) Laboratory-Directed RD Initiative","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100017538","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9473955","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T18:11:46Z","timestamp":1629828706000},"page":"1388-1393","source":"Crossref","is-referenced-by-count":39,"title":["AURORA: Automated Refinement of Coarse-Grained Reconfigurable Accelerators"],"prefix":"10.23919","author":[{"given":"Cheng","family":"Tan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chenhao","family":"Xie","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ang","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kevin J.","family":"Barker","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Antonino","family":"Tumeo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2015.41"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00054"},{"key":"ref31","article-title":"OpenCGRA: An Open-Source Unified Framework for Modeling, Testing, and Evaluating CGRAs","author":"tan","year":"0","journal-title":"ICCD'20"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412114"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2878194"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00032"},{"key":"ref34","author":"thoziyoor","year":"0","journal-title":"CACTI 6 5"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446059"},{"key":"ref11","article-title":"Branch-aware loop mapping on cgras","author":"hamzeh","year":"0","journal-title":"DAC '14"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835089"},{"key":"ref13","article-title":"Pymt13: A python framework for open-source hardware modeling, generation, simulation, and verification","author":"jiang","year":"0","journal-title":"IEEE Micro ‘20"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196027"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062262"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192379"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173176"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629433"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2044667"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2016.29"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2019.0061"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"ref8","article-title":"Ultra-elastic cgras for irregular loop specialization","author":"torng","year":"0","journal-title":"HPCA-21"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2019.0066"},{"key":"ref2","article-title":"Openroad: Toward a self-driving, open-source digital layout implementation tool chain","author":"ajayi","year":"0","journal-title":"Proc GOMACTech"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref1","year":"0","journal-title":"SambaNova Systems"},{"key":"ref20","article-title":"Flattening-based mapping of imperfect loop nests for cgras","author":"jongeun","year":"0","journal-title":"CODES'14"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.139"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0152-8"},{"key":"ref23","author":"mei","year":"2003","journal-title":"ADRES An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669160"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09473955.pdf?arnumber=9473955","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T17:32:35Z","timestamp":1643391155000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9473955\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":36,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9473955","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}