{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,17]],"date-time":"2026-04-17T16:18:17Z","timestamp":1776442697011,"version":"3.51.2"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9473974","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T18:11:46Z","timestamp":1629828706000},"page":"1729-1732","source":"Crossref","is-referenced-by-count":18,"title":["Modeling of Threshold Voltage Distribution in 3D NAND Flash Memory"],"prefix":"10.23919","author":[{"given":"Weihua","family":"Liu","sequence":"first","affiliation":[]},{"given":"Fei","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Zhou","sequence":"additional","affiliation":[]},{"given":"Meng","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Chengmo","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Zhonghai","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Changsheng","family":"Xie","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603608"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3030867"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2016.7510726"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2018.2886359"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714941"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7512-0"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2018.8486914"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2014.7037159"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2593913"},{"key":"ref1","article-title":"Deps: Exploiting a dynamic error prechecking scheme to improve the read performance of ssd","author":"liu","year":"2020","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09473974.pdf?arnumber=9473974","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T15:59:56Z","timestamp":1643299196000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9473974\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":12,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9473974","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}