{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T13:58:33Z","timestamp":1758635913453,"version":"3.37.3"},"reference-count":117,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100001381","name":"National Research Foundation (NRF), Singapore","doi-asserted-by":"publisher","award":["NRF-CRP21-2018-003"],"award-info":[{"award-number":["NRF-CRP21-2018-003"]}],"id":[{"id":"10.13039\/501100001381","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9473976","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1925-1934","source":"Crossref","is-referenced-by-count":12,"title":["Perspectives on Emerging Computation-in-Memory Paradigms"],"prefix":"10.23919","author":[{"given":"Shubham","family":"Rai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mengyun","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anteneh","family":"Gebregiorgis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debjyoti","family":"Bhattacharjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishnendu","family":"Chakrabarty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anupam","family":"Chattopadhyay","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jens","family":"Trommer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","article-title":"RRAM defect modeling and failure analysis based on march test and a novel squeeze-search scheme","author":"chen","year":"2015","journal-title":"TC"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062248"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-4939-1"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538937"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2011.6033622"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ITC44170.2019.9000117"},{"key":"ref36","article-title":"Applications of computation-in-memory architectures based on memristive devices","author":"hamdioui","year":"2019","journal-title":"DATE"},{"key":"ref35","article-title":"ReVAMP: ReRAM based VLIW architecture for in-memory computing","author":"bhattacharjee","year":"2017","journal-title":"DATE"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref28","article-title":"Multilayer-Based Forming-Free RRAM Devices With Excellent Uniformity","author":"fang","year":"0","journal-title":"Electron Device Letters (2011)"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1021\/nn202983n"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126610006141"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.39"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173171"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref23","article-title":"Memristor for computing: Myth or reality?","author":"hamdioui","year":"2017","journal-title":"DATE"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572294"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254023"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2019.8901735"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","author":"strukov","year":"2008","journal-title":"Nature"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3386360"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2015.7457488"},{"year":"2018","key":"ref59"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"ref58"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1959.tb01585.x"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/157485.165069"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3267501"},{"key":"ref54","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An Academic Industrial-Strength Verification Tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"journal-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref53"},{"key":"ref52","article-title":"Online Fault Detection in ReRAM-Based Computing Systems by Monitoring Dynamic Power Consumption","author":"liu","year":"2020","journal-title":"ITC"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131604"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.4241347"},{"journal-title":"DeepID3 Face Recognition with Very Deep Neural Networks","year":"2015","author":"sun","key":"ref3"},{"key":"ref6","article-title":"Guest Editorial: IEEE TC Special Issue on Domain-Specific Architectures for Emerging Applications","author":"wu wills","year":"0","journal-title":"History of Computing (2020)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0006-8"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.112"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624687"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702542"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2013.2253329"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624819"},{"key":"ref48","article-title":"i2WAP: Improving non-volatile cache lifetime by reducing inter-and intra-set write variations","author":"wang","year":"2013","journal-title":"HPCA"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.197"},{"key":"ref42","article-title":"Accelerator-friendly neural-network training: Learning variations and defects in RRAM crossbar","author":"chen","year":"2017","journal-title":"DATE"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2015.04.025"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1557\/adv.2016.377"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858421"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415681"},{"key":"ref72","article-title":"SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars","author":"tenace","year":"2019","journal-title":"DATE"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203782"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2018.07.002"},{"key":"ref77","article-title":"Look-ahead mapping of Boolean functions in memristive crossbar array","author":"narayan yadav","year":"0","journal-title":"Integration (2019)"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2763171"},{"key":"ref78","doi-asserted-by":"crossref","DOI":"10.3850\/9783981537079_0970","article-title":"The programmable logic-in-memory (PLiM) computer","author":"gaillardon","year":"2016","journal-title":"DATE"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1002\/adma.201301940"},{"year":"2018","key":"ref60"},{"key":"ref62","first-page":"948","article-title":"Fast Logic Synthesis for RRAM-Based in-Memory Computing Using Majority-Inverter Graphs","author":"saeideh shirinzadeh","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref61","article-title":"Technology-aware logic synthesis for ReRAM based in-memory computing","author":"bhattacharjee","year":"2018","journal-title":"DATE"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226356"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1049\/el.2010.3407"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001393"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISoC.2011.6081665"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967020"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897985"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306040"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2964671"},{"key":"ref1","article-title":"Why is CMOS scaling coming to an END?","author":"zaidi haron","year":"0","journal-title":"IEEE Design and Test Workshop"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1063\/1.4729915"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927013"},{"key":"ref108","article-title":"Flexible Memory, Bit-Passing and Mixed Logic\/Memory Operation of two Intercoupled FeFET Arrays","author":"breyer","year":"2020","journal-title":"ISCAS"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2019.2944094"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2333675"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934603"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201901244"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268471"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201700399"},{"key":"ref104","article-title":"Demonstration of versatile nonvolatile logic gates in 28nm HKMG FeFET technology","author":"andothers breyer","year":"2018","journal-title":"ISCAS"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2679343"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2020.2987084"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2018.8442159"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1039\/C8NR07135G"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2019.8776487"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998165"},{"key":"ref98","article-title":"Review and perspective on ferroelectric HfO 2-based thin films for memory applications","author":"hyuk park","year":"2018","journal-title":"Communications"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967037"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243472"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1063\/1.3636434"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702600"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref13","article-title":"Memristor based computation-in-memory architecture for data-intensive applications","author":"hamdioui","year":"0","journal-title":"DATE 2015"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993452"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2019.2918951"},{"key":"ref16","article-title":"A classification of memory-centric computing","author":"anh du nguyen","year":"0","journal-title":"JETC (2020)"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3218603.3218640"},{"key":"ref117","article-title":"Technology mapping flow for emerging reconfigurable silicon nanowire transistors","author":"rai","year":"2018","journal-title":"DATE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0054-8"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2976148"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2931889"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409720"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2019.2923745"},{"key":"ref114","article-title":"Xnor-net: Imagenet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Computer Vision"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0413-0"},{"key":"ref116","article-title":"A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs","author":"rai","year":"2018","journal-title":"DATE"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2017.8008048"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2898448"},{"key":"ref89","article-title":"Elementary aspects for circuit implementation of reconfigurable nanowire transistors","author":"trommer","year":"2013","journal-title":"Electron Device Letters"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/3370748.3406572"},{"key":"ref86","article-title":"The RFET-a reconfigurable nanowire transistor and its application to novel electronic circuits and systems","author":"mikolajick","year":"0","journal-title":"Semiconductor Science and Technology (2017)"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09473976.pdf?arnumber=9473976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T23:10:17Z","timestamp":1643411417000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9473976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":117,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9473976","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}