{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,31]],"date-time":"2026-10-31T22:20:16Z","timestamp":1793485216194,"version":"4.5.0"},"reference-count":20,"publisher":"IEEE","funder":[{"DOI":"10.13039\/100000185","name":"DARPA IDEA program, as part of the ALIGN project, under SPAWAR","doi-asserted-by":"publisher","award":["N660011824048"],"award-info":[{"award-number":["N660011824048"]}],"id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474010","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1234-1239","source":"Crossref","is-referenced-by-count":8,"title":["Analog Layout Generation using Optimized Primitives"],"prefix":"10.23919","author":[{"given":"Meghna","family":"Madhusudan","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Arvind K.","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yaguang","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiang","family":"Hu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ramesh","family":"Hajiani","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320869"},{"key":"ref11","first-page":"1","article-title":"Analog\/Mixed-Signal Design Challenges in 7-nm CMOS and Beyond","author":"loke","year":"0","journal-title":"Proc CICC"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.511572"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297370"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2717764.2717780"},{"key":"ref16","author":"razavi","year":"2001","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228458"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323471"},{"key":"ref6","article-title":"A general approach for identifying hierarchical symmetry constraints for analog circuit layout","author":"kunal","year":"0","journal-title":"Proc ICCAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2376987"},{"key":"ref8","article-title":"A Customized Graph Neural Network Model for Guiding Analog IC Placement","author":"li","year":"0","journal-title":"Proc ICCAD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097172"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.899053"},{"key":"ref9","first-page":"496","article-title":"Towards Decrypting the Art of Analog Layout: Placement Quality Prediction via Transfer Learning","author":"liu","year":"0","journal-title":"Proc DATE"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654239"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474010.pdf?arnumber=9474010","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T20:43:08Z","timestamp":1643316188000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474010\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474010","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}