{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:48:04Z","timestamp":1780674484517,"version":"3.54.1"},"reference-count":36,"publisher":"IEEE","funder":[{"DOI":"10.13039\/100004807","name":"German Research Foundation (DFG)","doi-asserted-by":"publisher","award":["SCHO 894\/5-1,GR 3104\/6-1,DR 297\/37-1"],"award-info":[{"award-number":["SCHO 894\/5-1,GR 3104\/6-1,DR 297\/37-1"]}],"id":[{"id":"10.13039\/100004807","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474019","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1110-1115","source":"Crossref","is-referenced-by-count":20,"title":["Verifying Dividers Using Symbolic Computer Algebra and Don't Care Optimization"],"prefix":"10.23919","author":[{"given":"Christoph","family":"Scholl","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alexander","family":"Konrad","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alireza","family":"Mahzoon","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daniel","family":"Grobe","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","first-page":"502","article-title":"An extensible SAT-solver","author":"e\u00e9n","year":"2003","journal-title":"SAT"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/s100090100042"},{"key":"ref31","year":"2020","journal-title":"Gurobi Optimizer Reference Manual"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1988.122451"},{"key":"ref36","year":"2020"},{"key":"ref35","year":"2019","journal-title":"ABC A System for Sequential Synthesis and Verification"},{"key":"ref34","first-page":"24","article-title":"ABC: an academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"CAV"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547898"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/FMCAD.2017.8102237"},{"key":"ref12","first-page":"1907","article-title":"Fast algebraic rewriting based on And-Inverter graphs","volume":"37","author":"yu","year":"2017","journal-title":"TCAD"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342263"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240837"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317898"},{"key":"ref16","first-page":"28","article-title":"Verifying large multipliers by combining SAT and computer algebra","author":"kaufmann","year":"2019","journal-title":"FMCAD"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116485"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1958.5222579"},{"key":"ref19","first-page":"661","article-title":"Bit-level analysis of an SRT divider circuit","author":"bryant","year":"1996","journal-title":"DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218721"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.3850\/9783981537079_0248","article-title":"Formal verification of integer multipliers by combining Gröbner basis with logic reduction","author":"sayed-ahmed","year":"2016","journal-title":"DATE"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920335"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127703"},{"key":"ref6","first-page":"1409","article-title":"Efficient Gröbner basis reductions for formal verification of Galois field arithmetic circuits","volume":"32","author":"lv","year":"2013","journal-title":"TCAD"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129859"},{"key":"ref5","first-page":"485","article-title":"Automated and scalable verification of integer multipliers","author":"temel","year":"2020","journal-title":"CAV"},{"key":"ref8","first-page":"83","article-title":"Gröbner basis based formal verification of large arithmetic circuits using gaussian elimination and cone-based polynomial extraction","volume":"39","author":"farahmandi","year":"2015","journal-title":"MICPRO"},{"key":"ref7","first-page":"473","article-title":"An algebraic approach for proving data correctness in arithmetic data paths","author":"wienand","year":"2008","journal-title":"CAV"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744925"},{"key":"ref1","first-page":"129","article-title":"Inside the Pentium FDIV bug","volume":"20","author":"coe","year":"1995","journal-title":"Dr Dobbs J"},{"key":"ref20","first-page":"645","article-title":"Word level model checking - avoiding the Pentium FDIV error","author":"clarke","year":"1996","journal-title":"DAC"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008665528003"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1112\/S1461157000000176"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.479995"},{"key":"ref23","first-page":"1","article-title":"Formally verifying IEEE compliance of floating point hardware","volume":"q1","author":"o'leary","year":"1999","journal-title":"Intel Technology Journal"},{"key":"ref26","first-page":"76","article-title":"Formal verification of integer dividers: Division by a constant","author":"yasin","year":"2019","journal-title":"ISVLSI"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217583"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474019.pdf?arnumber=9474019","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T20:54:27Z","timestamp":1643316867000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474019\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":36,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474019","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}