{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:59:36Z","timestamp":1775455176795,"version":"3.50.1"},"reference-count":26,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100009592","name":"Beijing Nova Program from Beijing Municipal Science and Technology Commission","doi-asserted-by":"publisher","award":["Z201100006820042"],"award-info":[{"award-number":["Z201100006820042"]}],"id":[{"id":"10.13039\/501100009592","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004826","name":"Beijing Natural Science Foundation","doi-asserted-by":"publisher","award":["4202043"],"award-info":[{"award-number":["4202043"]}],"id":[{"id":"10.13039\/501100004826","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61871008"],"award-info":[{"award-number":["61871008"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474022","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1865-1870","source":"Crossref","is-referenced-by-count":7,"title":["SpinLiM: Spin Orbit Torque Memory for Ternary Neural Networks Based on the Logic-in-Memory Architecture"],"prefix":"10.23919","author":[{"given":"Lichuan","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jinyu","family":"Bai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youguang","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1063\/1.5042413"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"ref12","first-page":"1057","article-title":"A peripheral circuit reuse structure integrated with a retimed data flow for low power RRAM crossbar-based CNN","author":"qiu","year":"0","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2865352"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2726544"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2914009"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2931947"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2645946"},{"key":"ref19","first-page":"486","article-title":"Applications of computation-in-memory architectures based on memristive devices","author":"hamdioui","year":"0","journal-title":"Design Automation and Test in Europe Conference and Exhibition (DATE'04)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2931188"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2019.02.007"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"368","DOI":"10.3390\/mi10060368","article-title":"New Logic-In-Memory Paradigms: an architectural and technological perspective","volume":"10","author":"santoro","year":"2019","journal-title":"Micromachines"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2912941"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021741"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0092-2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.neucom.2017.09.046"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1002\/admt.201900212"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926984"},{"key":"ref21","first-page":"1","article-title":"A learnable parallel processing architecture towards unity of memory and computing","volume":"5","author":"li","year":"2015","journal-title":"Scientific Reports"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614639"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2660530"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474022.pdf?arnumber=9474022","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T23:02:12Z","timestamp":1643410932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474022\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474022","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}