{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,7]],"date-time":"2026-02-07T19:23:35Z","timestamp":1770492215300,"version":"3.49.0"},"reference-count":15,"publisher":"IEEE","funder":[{"DOI":"10.13039\/100004807","name":"DFG","doi-asserted-by":"publisher","award":["GR 1190\/6-1"],"award-info":[{"award-number":["GR 1190\/6-1"]}],"id":[{"id":"10.13039\/100004807","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474102","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1366-1371","source":"Crossref","is-referenced-by-count":9,"title":["Library-free Structure Recognition for Analog Circuits"],"prefix":"10.23919","author":[{"given":"Maximilian","family":"Neuner","sequence":"first","affiliation":[]},{"given":"Inga","family":"Abel","sequence":"additional","affiliation":[]},{"given":"Helmut","family":"Graeb","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"1714","article-title":"Fully automated analog sub-circuit clustering with graph convolutional neural networks","author":"settaluri","year":"2020","journal-title":"DATE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231037"},{"key":"ref12","volume":"3","author":"allen","year":"2011","journal-title":"CMOS Analog Circuit Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.833667"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2006.24"},{"key":"ref15","first-page":"979","article-title":"A single-supply true voltage level shifter","author":"garg","year":"2008","journal-title":"DATE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968645"},{"key":"ref6","first-page":"55","article-title":"Gana: Graph convolutional network based automated netlist annotation for analog circuits","author":"kunal","year":"2020","journal-title":"DATE"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339402"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2006.251021"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2097172"},{"key":"ref2","year":"2020","journal-title":"Cadence Design Systems Inc"},{"key":"ref1","year":"2020","journal-title":"WiCkeD"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1509","DOI":"10.3850\/9783981537079_0923","article-title":"Analog circuit topological feature extraction with unsupervised learning of new sub-structures","author":"li","year":"2016","journal-title":"DATE"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474102.pdf?arnumber=9474102","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T22:57:32Z","timestamp":1643410652000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474102\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474102","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}