{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T13:07:50Z","timestamp":1758632870890,"version":"3.37.3"},"reference-count":28,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation","doi-asserted-by":"publisher","award":["439891087"],"award-info":[{"award-number":["439891087"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474112","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"354-359","source":"Crossref","is-referenced-by-count":9,"title":["Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies"],"prefix":"10.23919","author":[{"given":"Shubham","family":"Rai","sequence":"first","affiliation":[]},{"given":"Heinz","family":"Riener","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"key":"ref11","article-title":"Are XORs in logic synthesis really necessary?","author":"hale?ek","year":"2017","journal-title":"DDECS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref14","article-title":"Scalable logic synthesis using a simple circuit structure","author":"mishchenko","year":"2006","journal-title":"IWLS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068720"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00111"},{"key":"ref18","article-title":"Technology mapping flow for emerging reconfigurable silicon nanowire transistors","author":"rai","year":"2018","journal-title":"DATE"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1557\/opl.2014.110"},{"key":"ref4","article-title":"Fixing Design Errors With Counterexamples and Resynthesis","author":"chang","year":"2008","journal-title":"TCAD"},{"journal-title":"The EPFL logic synthesis libraries","year":"2019","author":"soeken","key":"ref27"},{"key":"ref3","article-title":"ABC: An Academic Industrial-Strength Verification Tool","author":"brayton","year":"2010","journal-title":"CAV"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287671"},{"journal-title":"On algorithms for technology mapping University of California Berkeley","year":"2007","author":"chatterjee","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858312"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref1","article-title":"Ciphers for MPC and FHE","author":"albrecht","year":"2015","journal-title":"Eurocrypt"},{"key":"ref20","article-title":"DiSCERN: Distilling Standard-Cells for Emerging Reconfigurable Nanotechnologies","author":"rai","year":"2020","journal-title":"DATE"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715185"},{"key":"ref21","article-title":"Exact DAG-aware Rewriting","author":"riener","year":"2020","journal-title":"DATE"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3232195.3232202"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317905"},{"journal-title":"Switching Theory for Logic Synthesis","year":"2012","author":"sasao","key":"ref26"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3_15"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474112.pdf?arnumber=9474112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T22:40:54Z","timestamp":1643409654000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474112\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":28,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474112","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}