{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,9]],"date-time":"2026-05-09T17:25:24Z","timestamp":1778347524557,"version":"3.51.4"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474126","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"370-373","source":"Crossref","is-referenced-by-count":12,"title":["Low-Latency Asynchronous Logic Design for Inference at the Edge"],"prefix":"10.23919","author":[{"given":"Adrian","family":"Wheeldon","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alex","family":"Yakovlev","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rishad","family":"Shafik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jordan","family":"Morris","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","author":"granmo","year":"2018","journal-title":"The Tsetlin Machine - A Game Theoretic Bandit Driven Approach to Optimal Pattern Recognition with Propositional Logic"},{"key":"ref11","author":"sokolov","year":"2006","journal-title":"Automated synthesis of asynchronous circuits using direct mapping for control and data paths"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref13","first-page":"118","article-title":"New Hardware Architecture for Bit-Counting","author":"dalalah","year":"0","journal-title":"Proc 5th WSEAS Int Conf Appl Comput Sci"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199173"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2019.2919137"},{"key":"ref3","article-title":"Arm AI Platform Solutions Brief","year":"2020","journal-title":"ARM Limited"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"138","DOI":"10.1016\/j.vlsi.2019.01.013","article-title":"Self-timed, minimum latency circuits for the internet of things","volume":"69","year":"2019","journal-title":"Integration"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2019.0593"},{"key":"ref8","first-page":"158","article-title":"Early Output Logic using Anti-Tokens","author":"brej","year":"0","journal-title":"Proc IEEE\/ACM Int Conf Comput Des"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PATMOS.2015.7347592"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2822697"},{"key":"ref1","first-page":"100","author":"capra","year":"2019","journal-title":"Edge computing A survey on the hardware requirements in the Internet of Things world"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.346"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474126.pdf?arnumber=9474126","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T00:28:38Z","timestamp":1643416118000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474126\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474126","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}