{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,23]],"date-time":"2026-01-23T10:18:05Z","timestamp":1769163485001,"version":"3.49.0"},"reference-count":75,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474132","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1905-1914","source":"Crossref","is-referenced-by-count":8,"title":["Vertical IP Protection of the Next-Generation Devices: Quo Vadis?"],"prefix":"10.23919","author":[{"given":"Shubham","family":"Rai","sequence":"first","affiliation":[]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[]},{"given":"Christian","family":"Pilato","sequence":"additional","affiliation":[]},{"given":"Vladimir","family":"Herdt","sequence":"additional","affiliation":[]},{"given":"Elmira","family":"Moussavi","sequence":"additional","affiliation":[]},{"given":"Dominik","family":"Sisejkovic","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[]},{"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2019.00123"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8644747"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116554"},{"key":"ref70","first-page":"388","article-title":"Differential power analysis","author":"kocher","year":"1999","journal-title":"Crypto"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1145\/2816818"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.200880475"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4505310"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1042\/EBC20150009"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.35"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref31","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1145\/3378678.3391886","article-title":"A Secure Hardware-Software Solution Based on RISC-V, Logic Locking and Microkernel","author":"\u0161i\u0161ejkovi?","year":"2020","journal-title":"SCOPES"},{"key":"ref30","first-page":"138","article-title":"Scaling Logic Locking Schemes to Multi-module Hardware Designs","author":"\u0161i\u0161ejkovi?","year":"2020","journal-title":"ARCS"},{"key":"ref37","first-page":"108","article-title":"On Leveraging Multi-threshold FinFETs for Design Obfuscation","author":"patil","year":"2020","journal-title":"ISVLSI"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0146-5"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2015.2503432"},{"key":"ref34","first-page":"97","article-title":"Advancing hardware security using polymorphic and stochastic spin-hall effect devices","author":"patnaik","year":"2018","journal-title":"DATE"},{"key":"ref60","first-page":"560","article-title":"Designing efficient circuits based on runtime-reconfigurable field-effect transistors","volume":"27","author":"rai","year":"2018","journal-title":"IEEE TVLSI"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927013"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"ref63","first-page":"767","article-title":"Technology mapping flow for emerging reconfigurable silicon nanowire transistors","author":"rai","year":"2018","journal-title":"DATE"},{"key":"ref28","first-page":"1","article-title":"Inter-Lock: Logic Encryption for Processor Cores Beyond Module Boundaries","author":"\u0161i\u0161ejkovi?","year":"2019","journal-title":"ETS"},{"key":"ref64","first-page":"674","article-title":"DiSCERN: Distilling Standard-Cells for Emerging Reconfigurable Nanotechnologies","author":"rai","year":"2020","journal-title":"DATE"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2017.8203496"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495557"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00107"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060495"},{"key":"ref67","author":"subramanyan","year":"2017","journal-title":"Evaluating the security of logic encryption algorithms"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref69","first-page":"104","article-title":"Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems","author":"kocher","year":"1996","journal-title":"Crypto"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387353"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2334493"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2018.8547578"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3406899"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317807"},{"key":"ref24","first-page":"27","article-title":"Control-Lock: Securing Processor Cores Against Software-Controlled Hardware Trojans","author":"\u0161i\u0161ejkovi?","year":"2019","journal-title":"GLSVLSI"},{"key":"ref23","article-title":"An Effective Methodology for Integrating Concolic Testing with SystemC-based Virtual Prototypes","author":"tempel","year":"2021","journal-title":"DATE"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1145\/3229631.3229636","article-title":"A Unifying Logic Encryption Security Metric","author":"\u0161i\u0161ejkovi?","year":"2018","journal-title":"SAMOS"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.5b00736"},{"key":"ref51","doi-asserted-by":"crossref","first-page":"29448","DOI":"10.1038\/srep29448","article-title":"Polarity control in WSe2 double-gate transistors","volume":"6","author":"resta","year":"2016","journal-title":"Scientific Reports"},{"key":"ref59","first-page":"1544","article-title":"Using Emerging Technologies for Hardware Security Beyond PUFs","author":"an chen","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3398012"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243472"},{"key":"ref56","article-title":"Security Promises and Vulnerabilities in Emerging Reconfigurable Nanotechnology-Based Circuits","author":"rai","year":"2020","journal-title":"IEEE TETC"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2019.8784120"},{"key":"ref54","article-title":"The RFET-a reconfigurable nanowire transistor and its application to novel electronic circuits and systems","author":"mikolajick","year":"2017","journal-title":"SSST"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2694969"},{"key":"ref52","article-title":"A physical synthesis flow for early technology evaluation of silicon nanowire based reconfigurable FETs","author":"rai","year":"2018","journal-title":"DATE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024404"},{"key":"ref11","first-page":"319","article-title":"A Perspective on Information-Flow Control","author":"hedin","year":"2012","journal-title":"In Software Safety and Security - Tools for Analysis and Verification"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.bios.2008.07.003"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203805"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218494"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2014.6860690"},{"key":"ref15","year":"0","journal-title":"SoCRocket Transaction-Level Modeling Framework for Space Applications"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/FDL.2018.8524047"},{"key":"ref17","article-title":"RISC-V based Virtual Prototype: An Extensible and Configurable Platform for the System-level","author":"herdt","year":"2020","journal-title":"JSA"},{"key":"ref18","year":"0","journal-title":"RISC-V VP"},{"key":"ref19","article-title":"A Comparison of Publicly Available Tools for Dynamic Buffer Overflow Prevention","author":"wilander","year":"2003","journal-title":"NDSS"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93100-5_20"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref6","article-title":"ASSURE: RTL Locking Against an Untrusted Foundry","author":"pilato","year":"2020","journal-title":"ArXiv"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196126"},{"key":"ref8","article-title":"Logic Locking for Secure Outsourced Chip Fabrication: A New Attack and Provably Secure Defense Mechanism","author":"massad","year":"2017","journal-title":"ArXiv"},{"key":"ref7","first-page":"148","author":"collberg","year":"1997","journal-title":"A Taxonomy of Obfuscating Transformations"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2005.851427"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116261"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1021\/nl203094h"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479004"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837496"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1557\/opl.2014.110"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/j.bios.2006.11.019"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.201800234"},{"key":"ref44","article-title":"Challenging the Security of Logic Locking Schemes in the Era of Deep Learning: A Neuroevolutionary Approach","volume":"abs 2011 10389","author":"sisejkovic","year":"2020","journal-title":"CoRR"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3319495"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474132.pdf?arnumber=9474132","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T00:29:07Z","timestamp":1643416147000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474132\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":75,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474132","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}