{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,10]],"date-time":"2026-06-10T03:31:47Z","timestamp":1781062307835,"version":"3.54.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474152","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T18:11:46Z","timestamp":1629828706000},"page":"647-650","source":"Crossref","is-referenced-by-count":7,"title":["Towards a firmware TPM on RISC-V"],"prefix":"10.23919","author":[{"given":"Marouene","family":"Boubakri","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fausto","family":"Chiatante","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Belhassen","family":"Zouari","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3323485"},{"key":"ref11","year":"0","journal-title":"OPTEE"},{"key":"ref12","year":"0","journal-title":"RISC-V Proxy Kernel and Boot Loader"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2660267.2660294"},{"key":"ref14","year":"0","journal-title":"OpenTitan wbesite"},{"key":"ref4","article-title":"Sanctum: Minimal hardware extensions for strong software isolation","author":"costan","year":"2016","journal-title":"Usenix Security"},{"key":"ref3","article-title":"Hardware vulnerabilities: Intel SGX - ForeShadow (USENIX'18)","year":"0","journal-title":"AMD SEV - SEVered (EuroSec'18)"},{"key":"ref6","year":"0","journal-title":"MultiZone Security for RISC-V"},{"key":"ref5","year":"0","journal-title":"Keystone An open framework for architecting tees"},{"key":"ref8","first-page":"323","article-title":"Efficient Cryptography on the RISC-V Architecture","author":"stoffelen","year":"2019","journal-title":"LATINCRYPT"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3378426"},{"key":"ref2","year":"0","journal-title":"GlobalPlatform website"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TrustCom.2014.116"},{"key":"ref9","first-page":"1136","article-title":"Protecting RISC-V Processors against Physical Attacks","author":"werner","year":"0","journal-title":"DATE 2019"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474152.pdf?arnumber=9474152","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T16:40:57Z","timestamp":1643301657000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474152\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474152","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}