{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,29]],"date-time":"2026-04-29T18:13:51Z","timestamp":1777486431550,"version":"3.51.4"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474180","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1871-1876","source":"Crossref","is-referenced-by-count":11,"title":["A FeRAM based Volatile\/Non-volatile Dual-mode Buffer Memory for Deep Neural Network Training"],"prefix":"10.23919","author":[{"given":"Yandong","family":"Luo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Chun","family":"Luc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.849164"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757412"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848019"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510622"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.55"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"ref17","article-title":"DESTINY: A tool for modeling emerging 3D NVM and eDRAM caches","author":"poremba","year":"2015","journal-title":"DATE"},{"key":"ref18","article-title":"Dynamic intrinsic chip ID using 32nm high-klmetal gate SOI embedded DRAM","author":"fainstein","year":"0","journal-title":"Symp VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993491"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614496"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"30n","DOI":"10.1149\/2.0081505jss","article-title":"Ferroelectric hafnium oxide based materials and devices: assessment of current status and future prospects","volume":"4","author":"muller","year":"2015","journal-title":"ECS Journal of Solid State Science and Technology"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2976475"},{"key":"ref7","article-title":"SoC compatible 1TIC FeRAM memory array based on ferroelectric Hf0.5Zr0.5O2","author":"okuno","year":"0","journal-title":"Symp VLSI Technology"},{"key":"ref2","article-title":"DaDianNao: A machine-learning supercomputer","author":"chen","year":"2014","journal-title":"Micro"},{"key":"ref9","article-title":"Ferroelectric deep trench capacitors based on AI:HfO2 for 3D nonvolatile memory applications","author":"polakowski","year":"2014","journal-title":"IEEE IMW"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3000218"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268425"},{"key":"ref21","author":"yang","year":"2019","journal-title":"SWALP Stochastic weight averaging in low-precision training"},{"key":"ref24","article-title":"Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems","author":"o'connor","year":"2017","journal-title":"Micro"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2969401"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.121"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Grenoble, France","start":{"date-parts":[[2021,2,1]]},"end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474180.pdf?arnumber=9474180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T21:43:54Z","timestamp":1643319834000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474180","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}