{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:08:59Z","timestamp":1740100139881,"version":"3.37.3"},"reference-count":45,"publisher":"IEEE","funder":[{"DOI":"10.13039\/100004807","name":"DFG","doi-asserted-by":"publisher","award":["SPP 2253"],"award-info":[{"award-number":["SPP 2253"]}],"id":[{"id":"10.13039\/100004807","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474187","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1334-1339","source":"Crossref","is-referenced-by-count":4,"title":["Nano Security: From Nano-Electronics to Secure Systems"],"prefix":"10.23919","author":[{"given":"Ilia","family":"Polian","sequence":"first","affiliation":[{"name":"Institute of Computer Engineering and Computer Architecture, University of Stuttgart,Germany"}]},{"given":"Frank","family":"Altmann","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Microstructure of Materials and Systems (IMWS),Halle,Germany"}]},{"given":"Tolga","family":"Arul","sequence":"additional","affiliation":[{"name":"Chair of Computer Engineering, University of Passau,Germany"}]},{"given":"Christian","family":"Boit","sequence":"additional","affiliation":[{"name":"Institute for Radio-Frequency and Semiconductor Technologies, TU Berlin,Germany"}]},{"given":"Ralf","family":"Brederlow","sequence":"additional","affiliation":[{"name":"Chair for Circuit Design, TU Munich,Germany"}]},{"given":"Lucas","family":"Davi","sequence":"additional","affiliation":[{"name":"Secure Software Systems Group, University Duisburg-Essen,Germany"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"Computer Architecture Group, University of Bremen,Germany"}]},{"given":"Nan","family":"Du","sequence":"additional","affiliation":[{"name":"Material Systems and Nanoelectronics Group, TU Chemnitz,Germany"}]},{"given":"Thomas","family":"Eisenbarth","sequence":"additional","affiliation":[{"name":"Institute for IT Security, University of L&#x00FC;beck,Germany"}]},{"given":"Tim","family":"Guneysu","sequence":"additional","affiliation":[{"name":"Secure Hardware Group, Ruhr-University of Bochum,Germany"}]},{"given":"Sascha","family":"Hermann","sequence":"additional","affiliation":[{"name":"Center for Microtechnologies, TU Chemnitz,Germany"}]},{"given":"Matthias","family":"Hiller","sequence":"additional","affiliation":[{"name":"Fraunhofer Institute for Applied and Integrated Security,Germany"}]},{"given":"Rainer","family":"Leupers","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University,Germany"}]},{"given":"Farhad","family":"Merchant","sequence":"additional","affiliation":[{"name":"Institute for Communication Technologies and Embedded Systems, RWTH Aachen University,Germany"}]},{"given":"Thomas","family":"Mussenbrock","sequence":"additional","affiliation":[{"name":"Chair of Plasma Technology, Ruhr University Bochum,Germany"}]},{"given":"Stefan","family":"Katzenbeisser","sequence":"additional","affiliation":[{"name":"Chair of Computer Engineering, University of Passau,Germany"}]},{"given":"Akash","family":"Kumar","sequence":"additional","affiliation":[{"name":"Chair for Processor Design, TU Dresden,Germany"}]},{"given":"Wolfgang","family":"Kunz","sequence":"additional","affiliation":[{"name":"Chair for Electronic Design Automation, TU Kaiserslautern,Germany"}]},{"given":"Thomas","family":"Mikolajick","sequence":"additional","affiliation":[{"name":"NamLab gGmbH,Dresden,Germany"}]},{"given":"Vivek","family":"Pachauri","sequence":"additional","affiliation":[{"name":"Institute of Materials in Electrical Engineering 1, RWTH Aachen University,Germany"}]},{"given":"Jean-Pierre","family":"Seifert","sequence":"additional","affiliation":[{"name":"Chair for Security in Telecommunications, TU Berlin,Germany"}]},{"given":"Frank Sill","family":"Torres","sequence":"additional","affiliation":[{"name":"DLR Bremerhaven,Department for Resilience of Maritime Systems,Germany"}]},{"given":"Jens","family":"Trommer","sequence":"additional","affiliation":[{"name":"NamLab gGmbH,Dresden,Germany"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387353"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.201532872"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6641\/aa5581"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884646"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2019.00107"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426531"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0023-2"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2012.40"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623044"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-017-00869-x"},{"issue":"3357","key":"ref13","article-title":"Exploiting memristive BiFeO3 bilayer structures for compact sequential logics","volume":"24","author":"You","year":"2014","journal-title":"Adv. Funct. Mater."},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-011-0010-2"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968230"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2013.41"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.31399\/asm.cp.istfa2016p0019"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPFA.2007.4378053"},{"key":"ref19","first-page":"753","article-title":"Electron beam probing of active advanced FinFET circuit with fin level resolution","author":"Tong","year":"2019","journal-title":"ISTFA"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_8"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134039"},{"key":"ref22","first-page":"118","article-title":"Exploration of technology parameter values of integrated circuit technologies","author":"Soares","year":"2015","journal-title":"Int. W. on Power & Timing Modeling, Optimiz. & Simul."},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1515\/itit-2018-0028"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2016.7724073"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27954-6_15"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41670-0_16"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2967554"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2018.8383890"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2019.i3.30-65"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1126\/science.aaj1628"},{"key":"ref31","first-page":"478","article-title":"A 4 megabit carbon nanotube-based nonvolatile memory (NRAM)","author":"Rosendale","year":"2007","journal-title":"ESSCIRC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.0c01171"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.114"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2017.13"},{"key":"ref35","doi-asserted-by":"crossref","first-page":"62","DOI":"10.1145\/3378678.3391886","article-title":"A secure hardware-software solution based on RISC-V, logic locking and microkernel","author":"\u0160i\u0161ejkovi\u0107","year":"2020","journal-title":"Int\u2019l W Software & Compilers for Embedded Systems"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1109\/ETS.2019.8791528","article-title":"Inter-Lock: logic encryption for processor cores beyond module boundaries","volume-title":"2019 IEEE European Test Symposium (ETS)","author":"\u0160i\u0161ejkovi\u0107","year":"2019"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1042\/EBC20150009"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3317983"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"key":"ref40","article-title":"Meltdown: Reading kernel memory from user space","author":"Lipp","year":"2018","journal-title":"USENIX Security"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/3319535.3354252"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i2.171-191"},{"key":"ref44","first-page":"991","article-title":"Foreshadow: Extracting the keys to the Intel {SGX} kingdom with transient out-of-order execution","author":"Van Bulck","year":"2018","journal-title":"USENIX Security"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715004"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474187.pdf?arnumber=9474187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T01:30:47Z","timestamp":1706059847000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474187\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":45,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474187","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}