{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:06:50Z","timestamp":1767262010694,"version":"3.37.3"},"reference-count":26,"publisher":"IEEE","funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1628926"],"award-info":[{"award-number":["1628926"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474194","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1130-1135","source":"Crossref","is-referenced-by-count":5,"title":["Leveraging Processor Modeling and Verification for General Hardware Modules"],"prefix":"10.23919","author":[{"given":"Yue","family":"Xing","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaixi","family":"Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aarti","family":"Gupta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sharad","family":"Malik","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"19","article-title":"Transaction level modeling: an overview","author":"cai","year":"2003","journal-title":"CODES+ISSS"},{"journal-title":"Arch Lab in Tokyo Institute of Technology","article-title":"RISC-V Dynamic Execution CORE","year":"0","key":"ref11"},{"journal-title":"Epiphany eLink AXI","year":"0","author":"olofsson","key":"ref12"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"217","DOI":"10.1145\/2954679.2872414","article-title":"OpenPiton: An open source manycore research framework","author":"balkind","year":"2016","journal-title":"ACM SIGPLAN Notices"},{"journal-title":"8051 micro controller","year":"0","author":"teran","key":"ref14"},{"journal-title":"Model checking","year":"2018","author":"clarke","key":"ref15"},{"journal-title":"Cadence Design Systems Inc","article-title":"JasperGold: Formal Property Verification App","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FAMCAD.2007.32"},{"key":"ref18","first-page":"1","article-title":"Estimating functional coverage in bounded model checking","author":"gro\u00dfe","year":"0","journal-title":"Design Automation & Test in Europe Conference & Exhibition 2007"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/S1571-0661(04)80410-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3282444"},{"key":"ref3","first-page":"42","article-title":"End-to-end verification of ARM® processors with ISA-formal","author":"reid","year":"2016","journal-title":"CAV"},{"journal-title":"A Practical Introduction to PSL","year":"2007","author":"eisner","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-17462-0_21"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2007.231"},{"key":"ref7","first-page":"296","article-title":"The ForSpec temporal logic: A new temporal property-specification language","author":"armoni","year":"2002","journal-title":"TACAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560183"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-319-07139-8","author":"cerny","year":"2015","journal-title":"The Power of Assertions in SystemVerilog"},{"key":"ref1","first-page":"68","article-title":"Automatic verification of pipelined micro-processor control","author":"burch","year":"1994","journal-title":"CAV"},{"key":"ref20","first-page":"536","article-title":"High-level state machine specification and synthesis","author":"kuehlmann","year":"1992","journal-title":"ICCD"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391677"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0167-6423(87)90035-9"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2042889"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.79"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-02658-4_32"},{"key":"ref25","first-page":"69","article-title":"Bluespec System Verilog: efficient, correct RTL from high level specifications","author":"nikhil","year":"2004","journal-title":"MEMOCODE IEEE"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474194.pdf?arnumber=9474194","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,7]],"date-time":"2023-11-07T20:40:43Z","timestamp":1699389643000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474194\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":26,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474194","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}