{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:09:00Z","timestamp":1740100140893,"version":"3.37.3"},"reference-count":20,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100012166","name":"National Key Research and Development Program of China","doi-asserted-by":"publisher","award":["2018YFA0701500"],"award-info":[{"award-number":["2018YFA0701500"]}],"id":[{"id":"10.13039\/501100012166","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61772331"],"award-info":[{"award-number":["61772331"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474195","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1394-1399","source":"Crossref","is-referenced-by-count":4,"title":["Subgraph Decoupling and Rescheduling for Increased Utilization in CGRA Architecture"],"prefix":"10.23919","author":[{"given":"Chen","family":"Yin","sequence":"first","affiliation":[]},{"given":"Qin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Jianfei","family":"Jiang","sequence":"additional","affiliation":[]},{"given":"Weiguang","family":"Sheng","sequence":"additional","affiliation":[]},{"given":"Guanghui","family":"He","sequence":"additional","affiliation":[]},{"given":"Zhigang","family":"Mao","sequence":"additional","affiliation":[]},{"given":"Naifeng","family":"Jing","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1145\/2656075.2656085"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICCAD45719.2019.8942148"},{"key":"ref12","first-page":"1069","article-title":"LASER: A hardware\/software approach to accelerate complicated loops on CGRAs","author":"balasubramanian","year":"0","journal-title":"Proc DATE"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/MICRO.2018.00013"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/HPCA47549.2020.00063"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.23919\/DATE48585.2020.9116477"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/TCAD.2011.2161217"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/TPDS.2017.2682241"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1145\/3123939.3124551"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1145\/3297858.3304025"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/IISWC.2014.6983050"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1145\/2678373.2665703"},{"year":"2012","author":"pouchet","journal-title":"PolyBench The Polyhedral Benchmark Suite","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref8","first-page":"456","article-title":"Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures","author":"lin","year":"0","journal-title":"Proc ASP-DAC"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1145\/3079856.3080256"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/HPCA.2016.7446059"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1145\/2508148.2485935"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1145\/1216544.1216550"},{"key":"ref20","first-page":"694","article-title":"CACTIP: Architecture-level modeling for sram-based structures with advanced leakage reduction techniques","author":"li","year":"0","journal-title":"Proc ICCAD"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474195.pdf?arnumber=9474195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T22:42:48Z","timestamp":1643409768000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474195\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":20,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474195","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}