{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T00:50:54Z","timestamp":1725583854108},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474202","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"838-843","source":"Crossref","is-referenced-by-count":1,"title":["MUX Granularity Oriented Iterative Technology Mapping for Implementing Compute-Intensive Applications on Via-Switch FPGA"],"prefix":"10.23919","author":[{"given":"Takashi","family":"Imagawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaehoon","family":"Yu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Ochi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"Via-switch FPGA: 65nm CMOS implementation and architecture extension for AI applications","author":"hashimoto","year":"0","journal-title":"Proc Int l Solid-States Circuits Conf (ISSCC)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409614"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169070"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2019.2922352"},{"journal-title":"FPGAs & 3D ICs","year":"0","author":"inc","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1587\/transfun.E100.A.1418"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887920"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-01418-0_12"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474202.pdf?arnumber=9474202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,27]],"date-time":"2022-01-27T20:41:46Z","timestamp":1643316106000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474202\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":11,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474202","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}