{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:12:35Z","timestamp":1767262355412,"version":"3.37.3"},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61832007,U19B2019,62104128"],"award-info":[{"award-number":["61832007,U19B2019,62104128"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002858","name":"China Postdoctoral Science Foundation","doi-asserted-by":"publisher","award":["2019M660641"],"award-info":[{"award-number":["2019M660641"]}],"id":[{"id":"10.13039\/501100002858","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774537","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"page":"652-657","source":"Crossref","is-referenced-by-count":6,"title":["Exploiting Parallelism with Vertex-Clustering in Processing-In-Memory-based GCN Accelerators"],"prefix":"10.23919","author":[{"given":"Yu","family":"Zhu","sequence":"first","affiliation":[{"name":"Tsinghua University,BNRist,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhenhua","family":"Zhu","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guohao","family":"Dai","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Zhong","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huazhong","family":"Yang","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Wang","sequence":"additional","affiliation":[{"name":"Tsinghua University,BNRist,Department of Electronic Engineering,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"How powerful are graph neural networks?","author":"xu","year":"2018","journal-title":"ICLRE"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref12","first-page":"140","article-title":"A 130. 7 mm2 2-layer 32 gb reram memory device in 24 nm technology","volume":"49","author":"liu","year":"2013","journal-title":"IEEE JSSC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TPAMI.2007.1115"},{"key":"ref14","article-title":"Dropedge: Towards deep graph convolutional networks on node classification","author":"rong","year":"2019","journal-title":"ICLRE"},{"journal-title":"Corel Dataset","year":"2017","author":"mccallum","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/276675.276685"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2783258.2783417"},{"key":"ref18","first-page":"994","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"IEEE TCAD"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref4","article-title":"Open graph benchmark: Datasets for machine learning on graphs","author":"hu","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref3","article-title":"Com-puting graph neural networks: A survey from algorithms to accelerators","author":"abadal","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref6","first-page":"27","article-title":"Prime: a novel processing-in-memory architecture for neural network computation in reram-based main memory","author":"chi","year":"2016","journal-title":"ISCA"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SC41405.2020.00076"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1609\/aimag.v29i3.2157"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287637"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3219819.3219890"},{"key":"ref1","article-title":"Semi-supervised classification with graph convolutional networks","author":"kipf","year":"2016","journal-title":"ArXiv Preprint"},{"key":"ref9","first-page":"1025","article-title":"Inductive representation learning on large graphs","author":"hamilton","year":"2017","journal-title":"NeurIPS"},{"key":"ref20","first-page":"163","article-title":"A 12bit 800ms\/s and 1. 37 mw digital to analog converter (dac) based on novel rc technique","author":"mahdavi","year":"2017","journal-title":"IEEE ICPC"},{"key":"ref22","article-title":"Deep graph library: A graph-centric, highly-performant package for graph neural networks","author":"wang","year":"2019","journal-title":"ArXiv Preprint"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.33"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00079"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00012"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2022,3,14]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774537.pdf?arnumber=9774537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:06:20Z","timestamp":1657569980000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":24,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774537","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}