{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T05:05:09Z","timestamp":1747976709196,"version":"3.37.3"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001711","name":"Swiss National Science Foundation (SNSF)","doi-asserted-by":"publisher","award":["200021_1920981"],"award-info":[{"award-number":["200021_1920981"]}],"id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774558","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"page":"34-39","source":"Crossref","is-referenced-by-count":10,"title":["Majority-based Design Flow for AQFP Superconducting Family"],"prefix":"10.23919","author":[{"given":"Giulia","family":"Meuli","sequence":"first","affiliation":[{"name":"Digital Design Group, Synopsys Inc.,Mountain View,CA,USA"}]},{"given":"Vinicius","family":"Possani","sequence":"additional","affiliation":[{"name":"Digital Design Group, Synopsys Inc.,Mountain View,CA,USA"}]},{"given":"Rajinder","family":"Singh","sequence":"additional","affiliation":[{"name":"Digital Design Group, Synopsys Inc.,Mountain View,CA,USA"}]},{"given":"Siang-Yun","family":"Lee","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Alessandro Tempia","family":"Calvino","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Dewmini Sudara","family":"Marakkalage","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]},{"given":"Patrick","family":"Vuillod","sequence":"additional","affiliation":[{"name":"Digital Design Group, Synopsys Inc.,Mountain View,CA,USA"}]},{"given":"Luca","family":"Amaru","sequence":"additional","affiliation":[{"name":"Digital Design Group, Synopsys Inc.,Mountain View,CA,USA"}]},{"given":"Scott","family":"Chase","sequence":"additional","affiliation":[{"name":"Digital Design Group, Synopsys Inc.,Mountain View,CA,USA"}]},{"given":"Jamil","family":"Kawa","sequence":"additional","affiliation":[{"name":"Digital Design Group, Synopsys Inc.,Mountain View,CA,USA"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[{"name":"EPFL,Integrated Systems Laboratory,Lausanne,Switzerland"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/77.84613"},{"key":"ref11","article-title":"A versatile mapping approach for technology mapping and graph optimization","author":"tempia calvino","year":"2022","journal-title":"Proc Asia South Pacific Design Automation Conf (ASPDAC)"},{"key":"ref12","article-title":"LUT mapping and optimization for majority-inverter graphs","author":"haaswijk","year":"2016","journal-title":"Int l Workshop Logic Synthesis"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882119"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296425"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH53687.2021.9642241"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"ref18","article-title":"Irredundant buffer and splitter insertion and scheduling-based optimization for AQFP circuits","author":"lee","year":"2021","journal-title":"Int l Workshop Logic Synthesis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431606"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"2010","journal-title":"International Conference on Computer Aided Verification"},{"key":"ref3","first-page":"1","article-title":"First demonstration of a superconducting electronics microcontroller RTL-to-GDSII flow","author":"amar\u00fa","year":"2021","journal-title":"Government Microcircuit Applicat Critical Technol Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6668\/ab7ec3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3394885.3431606"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1967.5436"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00067"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2488484"},{"key":"ref9","first-page":"611","author":"mukhanov","year":"2019","journal-title":"Digital applications of Josephson junctions"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"key":"ref20","article-title":"The EPFL logic synthesis libraries","author":"soeken","year":"2018","journal-title":"ArXiv Preprint"},{"journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0","year":"1991","author":"yang","key":"ref21"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2022,3,14]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774558.pdf?arnumber=9774558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:06:29Z","timestamp":1657569989000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774558","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}