{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T08:19:59Z","timestamp":1767860399788,"version":"3.49.0"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774584","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"page":"1077-1082","source":"Crossref","is-referenced-by-count":6,"title":["Design and Evaluation Frameworks for Advanced RISC-based Ternary Processor"],"prefix":"10.23919","author":[{"given":"Dongyun","family":"Kam","sequence":"first","affiliation":[{"name":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung Gyu","family":"Min","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jongho","family":"Yoon","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sunmean","family":"Kim","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seokhyeong","family":"Kang","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngjoo","family":"Lee","sequence":"additional","affiliation":[{"name":"Pohang University of Science and Technology,Department of Electrical Engineering,Pohang,South Korea"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2017.52"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401259"},{"key":"ref12","year":"0","journal-title":"Ternary computer system"},{"key":"ref13","year":"0","journal-title":"The trillium architecture"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.5120\/14536-2980"},{"key":"ref15","article-title":"The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Version 2.1","author":"waterman","year":"2016"},{"key":"ref16","first-page":"1130","article-title":"Arithmetic with binary-encoded bal-anced ternary numbers","author":"parhami","year":"0","journal-title":"Proc Asilomar Conf Signals Systems and Computers"},{"key":"ref17","first-page":"654","article-title":"Design and Evaluation of Small Float SIMD extensions to the RISC- VISA","author":"tagliavini","year":"0","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref18","author":"yiu","year":"2015","journal-title":"The Definitive Guide to ARM Cortex-M3 and Cortex-M4 Processors"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2987314"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2009.5236063"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224188"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2528041"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2445823"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1126\/science.1220527"},{"key":"ref8","first-page":"3138","volume":"67","author":"kim","year":"2020","journal-title":"A logic synthesis methodology for low-power ternary logic circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297369"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2874055"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724540"},{"key":"ref20","author":"li","year":"2019","journal-title":"Reduce Static Code Size and Improve RISC- V Compression"},{"key":"ref22","first-page":"90","article-title":"Matrix-vector vs. Matrix-matrix multipli-cation: Potential in DD-based simulation of quantum computations","author":"zulehner","year":"0","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref21","first-page":"1519","article-title":"A compression-based area-efficient recovery architecture for nonvolatile processors","author":"wang","year":"0","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"ref24","article-title":"Vexriscv","year":"0"},{"key":"ref23","article-title":"Benchmarking in context: Dhrystone","author":"york","year":"2002","journal-title":"ARM March"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2013.4"},{"key":"ref25","article-title":"Picorv32","year":"0"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2022,3,14]]},"end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774584.pdf?arnumber=9774584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:05:49Z","timestamp":1657569949000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":27,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774584","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}