{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T20:16:00Z","timestamp":1778012160178,"version":"3.51.4"},"reference-count":31,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774614","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T16:35:05Z","timestamp":1652978105000},"page":"1473-1478","source":"Crossref","is-referenced-by-count":16,"title":["PiMulator: a Fast and Flexible Processing-in-Memory Emulation Platform"],"prefix":"10.23919","author":[{"given":"Sergiu","family":"Mosanu","sequence":"first","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]},{"given":"Mohammad Nazmus","family":"Sakib","sequence":"additional","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]},{"given":"Tommy","family":"Tracy","sequence":"additional","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]},{"given":"Ersin","family":"Cukurtas","sequence":"additional","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]},{"given":"Alif","family":"Ahmed","sequence":"additional","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]},{"given":"Preslav","family":"Ivanov","sequence":"additional","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]},{"given":"Samira","family":"Khan","sequence":"additional","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]},{"given":"Mircea","family":"Stan","sequence":"additional","affiliation":[{"name":"University of Virginia School of Engineering and Applied Science"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3409114"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"ref12","author":"asanovic","year":"2015","journal-title":"The berkeley out-of-order machine (boom) An industry-competitive synthesizable parameterized risc-v processor"},{"key":"ref13","year":"0","journal-title":"Vexrisc-v A fpga friendly 32 bit risc-v cpu implementation"},{"key":"ref14","article-title":"LiteX: an open-source SoC builder and library based on Migen Python DSL","author":"kermarrec","year":"2019","journal-title":"OSDA\/DATE"},{"key":"ref15","article-title":"DDR SDRAM Verilog Simulation Models","year":"0","journal-title":"Micron"},{"key":"ref16","article-title":"PiDRAM: A Holistic End-to-end FPGA-based Frame-work for Processing-in-DRAM","author":"olgun","year":"2021","journal-title":"ArXiv Preprint"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808425"},{"key":"ref19","first-page":"185","article-title":"RowClone: Fast and Energy-Efficient in-DRAM Bulk Data Copy and Initialization","author":"vivek seshadri","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3365837"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3211117"},{"key":"ref27","author":"patterson","year":"2017","journal-title":"Computer Organization and Design RISC-V Edition The Hardware Software Interface"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2021.3061905"},{"key":"ref5","first-page":"6","article-title":"PIMSim: A flexible and detailed processing-in-memory simulator","volume":"18","author":"xu","year":"2018","journal-title":"IEEE CAL"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00052"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293894"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.2200\/S00586ED1V01Y201407CAC029"},{"key":"ref2","article-title":"A modern primer on processing in memory","author":"mutlu","year":"2020","journal-title":"ArXiv Preprint"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00035"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/3357526.3357574"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00014"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref26","first-page":"528","article-title":"FizZim-an open-source FSM design environment","volume":"9","author":"zimmer","year":"2014","journal-title":"Enterprise Information Systems"},{"key":"ref25","year":"2012"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2022,3,14]]},"end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774614.pdf?arnumber=9774614","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,5]],"date-time":"2026-05-05T20:01:59Z","timestamp":1778011319000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774614\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":31,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774614","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}