{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:18:45Z","timestamp":1740100725009,"version":"3.37.3"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["SHF-1745748,SHF-1618536"],"award-info":[{"award-number":["SHF-1745748,SHF-1618536"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774633","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"page":"388-393","source":"Crossref","is-referenced-by-count":2,"title":["Accelerate Hardware Logging for Efficient Crash Consistency in Persistent Memory"],"prefix":"10.23919","author":[{"given":"Zhiyuan","family":"Lu","sequence":"first","affiliation":[{"name":"Computer Science, Michigan Technological University,Houghton,Michigan,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianhui","family":"Yue","sequence":"additional","affiliation":[{"name":"Computer Science, Michigan Technological University,Houghton,Michigan,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yifu","family":"Deng","sequence":"additional","affiliation":[{"name":"Computer Science, Michigan Technological University,Houghton,Michigan,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yifeng","family":"Zhu","sequence":"additional","affiliation":[{"name":"Electrical & Computer Engineering, University of Maine,Orono,Maine,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037730"},{"journal-title":"Intel Xeon Processor D product family technical overview","year":"0","author":"mulnixl","key":"ref11"},{"journal-title":"Intel Optane DC persistent memory sampling today revenue delivery 2018","year":"2018","key":"ref12"},{"key":"ref13","first-page":"14","article-title":"A durable and energy efficient main memory using phase change memory technology","author":"zhou","year":"2009","journal-title":"ISCA"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358290"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00035"},{"key":"ref16","article-title":"Janus: Optimizing memory and storage support for non-volatile memory sys-tems","author":"liu","year":"2019","journal-title":"ISCA"},{"journal-title":"Chamnsim","year":"0","key":"ref17"},{"journal-title":"DRAMSim2","year":"0","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080240"},{"key":"ref3","first-page":"178","article-title":"Proteus: A flexible and fast software supported hardware logging approach for NVM","author":"shin","year":"2017","journal-title":"Micro"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00055"},{"key":"ref5","first-page":"520","article-title":"Efficient hardware-assisted logging with asynchronous and direct-update for persistent memory","author":"jeong","year":"2018","journal-title":"Micro"},{"key":"ref8","first-page":"466","article-title":"Distributed logless atomic durability with persistent memory","author":"gupta","year":"2019","journal-title":"Micro"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00057"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446055"},{"key":"ref9","first-page":"507","article-title":"PiCL: A software-transparent, persistent cache log for nonvolatile main memory","author":"nguyen","year":"2018","journal-title":"Micro"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.50"},{"journal-title":"Transaction processing performance council (TPC) TPC-C","year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD50377.2020.00099"},{"journal-title":"TATP telecommunication application transaction processing (benchmark description)","year":"0","author":"w","key":"ref21"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474136"},{"key":"ref23","article-title":"SSP: Eliminating redundant writes in failure-atomic NVRAMs via shadow sub-paging","author":"ni","year":"2019","journal-title":"Micro"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00047"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2022,3,14]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774633.pdf?arnumber=9774633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:05:40Z","timestamp":1657569940000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774633\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":25,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774633","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}