{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T15:40:08Z","timestamp":1777390808638,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100006503","name":"SPAWAR","doi-asserted-by":"publisher","award":["N660011824048"],"award-info":[{"award-number":["N660011824048"]}],"id":[{"id":"10.13039\/100006503","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774640","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"page":"166-171","source":"Crossref","is-referenced-by-count":8,"title":["Constructive Common-Centroid Placement and Routing for Binary-Weighted Capacitor Arrays"],"prefix":"10.23919","author":[{"given":"Nibedita","family":"Karmokar","sequence":"first","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arvind K.","family":"Sharma","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jitesh","family":"Poojary","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meghna","family":"Madhusudan","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Harjani","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota,Minneapolis,MN,USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"2234","article-title":"Matched-Routing Common-Centroid 3-D MOM Ca-pacitors for Low-Power Data Converters","volume":"25","author":"chou","year":"2017","journal-title":"IEEE TVLSI"},{"key":"ref11","first-page":"161","article-title":"Coupling-Aware Length-Ratio-Matching Routing for Capacitor Arrays in Analog Integrated Circuits","volume":"34","author":"ho","year":"2014","journal-title":"IEEE TCAD"},{"key":"ref12","first-page":"1372","article-title":"PASTEL: Parasitic Matching-Driven Placement and Routing of Capacitor Arrays With Generalized Ratios in Charge-Redistribution SAR-ADCs","volume":"39","author":"ding","year":"2019","journal-title":"IEEE TCAD"},{"key":"ref13","first-page":"2236","article-title":"Mismatch Characterization of Small Metal Frige Capacitors","volume":"61","author":"tripathi","year":"2014","journal-title":"IEEE TCAS"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.1988.5468276"},{"key":"ref15","author":"maloberti","year":"2007","journal-title":"Data Converters"},{"key":"ref16","author":"sapatnekar","year":"2004","journal-title":"Timing"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2016.7870152"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998358"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712576"},{"key":"ref6","first-page":"134","article-title":"PACES: A Partition-Centering-Based Symmetry Placement for Binary-Weighted Unit Capacitor Arrays","volume":"36","author":"huang","year":"2016","journal-title":"IEEE TCAD"},{"key":"ref5","first-page":"2097","article-title":"Impact of Capacitance Correlation on Yield Enhance-ment of Mixed-Signal\/Analog Integrated Circuits","volume":"27","author":"luo","year":"2008","journal-title":"IEEE TCAD"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2685598"},{"key":"ref7","first-page":"1397","article-title":"A New Chessboard Placement and Sizing Method for Capacitors in a Charge-Scaling DAC by Worst-Case Analysis of Nonlinearity","volume":"35","author":"burcea","year":"2015","journal-title":"IEEE TCAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2012.6339445"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2226457"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927277"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2022,3,14]]},"end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774640.pdf?arnumber=9774640","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:05:26Z","timestamp":1657569926000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774640\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774640","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}