{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T15:13:57Z","timestamp":1761664437584},"reference-count":24,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774729","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"source":"Crossref","is-referenced-by-count":20,"title":["JANUS-HD: Exploiting FSM Sequentiality and Synthesis Flexibility in Logic Obfuscation to Thwart SAT Attack While Offering Strong Corruption"],"prefix":"10.23919","author":[{"given":"Leon","family":"Li","sequence":"first","affiliation":[{"name":"University of California, San Diego,Department of Computer Science and Engineering,La Jolla,CA,92093"}]},{"given":"Alex","family":"Orailoglu","sequence":"additional","affiliation":[{"name":"University of California, San Diego,Department of Computer Science and Engineering,La Jolla,CA,92093"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3059271"},{"key":"ref11","first-page":"696","article-title":"A humble theory and application for logic encryption","author":"zhou","year":"2017","journal-title":"IACR Cryptol ePrint Arch"},{"key":"ref12","article-title":"Encrypt flip-flop: A novel logic encryption technique for sequential circuits","author":"karmakar","year":"2018","journal-title":"ArXiv Preprint"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2797019"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715053"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2459976.2459985"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"ref18","first-page":"175","article-title":"A linear-time heuristic for improving network partitions","author":"fiduccia","year":"1982","journal-title":"19th Design Automation Conference (DAC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/238997.238999"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2015.7102410"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702288"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2018.2850319"},{"key":"ref1","year":"2012","journal-title":"Top 5 Most Counterfeited Parts Represent A $169 Billion Potential Challenge for Global Semiconductor Market"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2011.2147754"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/196244.196615"},{"key":"ref21","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide Version 3 0"},{"key":"ref24","article-title":"IWLS 2005 benchmarks","author":"albrecht","year":"0","journal-title":"International Workshop for Logic Synthesis (IWLS)"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2022,3,14]]},"end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774729.pdf?arnumber=9774729","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:06:31Z","timestamp":1657569991000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774729\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":24,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774729","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}