{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:03:40Z","timestamp":1780445020602,"version":"3.54.1"},"reference-count":23,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774735","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"page":"1189-1192","source":"Crossref","is-referenced-by-count":10,"title":["Reliability Analysis of FinFET-Based SRAM PUFs for 16nm, 14nm, and 7nm Technology Nodes"],"prefix":"10.23919","author":[{"given":"Shayesteh","family":"Masoumian","sequence":"first","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Georgios","family":"Selimis","sequence":"additional","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Geert-Jan","family":"Schrijen","sequence":"additional","affiliation":[{"name":"Intrinsic ID B.V.,Eindhoven,The Netherlands"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Faculty of EE, Mathematics and CS,Delft,The Netherlands,2628 CD"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[{"name":"Delft University of Technology,Faculty of EE, Mathematics and CS,Delft,The Netherlands,2628 CD"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","article-title":"STMicroelectronics","year":"0","journal-title":"How to achieve the threshold voltage thermal coefficient of the MOSFET acting on design parameters Intr"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/81.933328"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"ref13","year":"0","journal-title":"Predictive Technology Model"},{"key":"ref14","year":"0","journal-title":"ASAP Arizona State Predictive PDK"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/IWCE.2010.5677948"},{"key":"ref16","year":"0","journal-title":"HSPICE The Gold Standard for Accurate Circuit Simulation"},{"key":"ref17","year":"2010","journal-title":"HSPICE User Guide RF Analysis"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131583"},{"key":"ref19","article-title":"NVIDIA","year":"0","journal-title":"Harness AI at the Edge with the Jetson TX2 Developer Kit"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422844"},{"key":"ref3","year":"2019","journal-title":"NXP - LPC55S6×32-bit ARM Cortex-M33+ MCU Data Sheet"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2017.7936393"},{"key":"ref5","author":"ramanna","year":"2019","journal-title":"A Study on Controlling Power Supply Ramp-Up Time in SRAM PUFs"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-017-7597-7"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.212"},{"key":"ref2","author":"overview","year":"2019","journal-title":"Microsemi - Product Overview PolarFire FPGA"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-41395-7"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2018.8357289"},{"key":"ref20","article-title":"NXP","year":"0","journal-title":"evaluation kit for the i mx 8m mini applications processor"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.25"},{"key":"ref21","article-title":"Xilinx","year":"0","journal-title":"versal ai core series vck190 evaluation kit"},{"key":"ref23","year":"2005","journal-title":"BCH and Reed-Solomon Codes Designer Cyclic Codes"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2022,3,14]]},"end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774735.pdf?arnumber=9774735","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:05:34Z","timestamp":1657569934000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774735\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":23,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774735","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}