{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:42:18Z","timestamp":1772725338602,"version":"3.50.1"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,3,14]],"date-time":"2022-03-14T00:00:00Z","timestamp":1647216000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100011688","name":"ECSEL-JU project COMP4DRONES","doi-asserted-by":"publisher","award":["826610"],"award-info":[{"award-number":["826610"]}],"id":[{"id":"10.13039\/501100011688","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,3,14]]},"DOI":"10.23919\/date54114.2022.9774761","type":"proceedings-article","created":{"date-parts":[[2022,5,19]],"date-time":"2022-05-19T20:35:05Z","timestamp":1652992505000},"page":"1275-1280","source":"Crossref","is-referenced-by-count":6,"title":["Reconciling QoS and Concurrency in NVIDIA GPUs via Warp-Level Scheduling"],"prefix":"10.23919","author":[{"given":"Jayati","family":"Singh","sequence":"first","affiliation":[{"name":"University of Illinois,Urbana-Champaign,United States"}]},{"given":"Ignacio Sanudo","family":"Olmedo","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio,Emilia,Italy"}]},{"given":"Nicola","family":"Capodieci","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio,Emilia,Italy"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"University of Modena and Reggio,Emilia,Italy"}]},{"given":"Marco","family":"Caccamo","sequence":"additional","affiliation":[{"name":"Technical University of Munich,Germany"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Dissecting the Nvidia Turing T4 GPU via microbench-marking","author":"jia","year":"2019","journal-title":"ArXiv Preprint"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref12","article-title":"CAWA: Coordinated warp scheduling and cache prioritization for critical warp acceleration of GPGPU workloads","volume":"43","author":"shin-ying","year":"2015","journal-title":"ACM SIGARCH Computer Architecture News"},{"key":"ref13","author":"spliet","year":"2018","journal-title":"The case for limited-preemptive scheduling in gpus for real-time systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2988251"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155656"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451158"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.31"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446079"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168946"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2499368.2451160"},{"key":"ref6","article-title":"Simultaneous multikernel GPU: Multi-tasking throughput processors via fine-grained sharing","author":"zhenning","year":"0","journal-title":"2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)"},{"key":"ref5","author":"zahaf","year":"0","journal-title":"Contention-aware gpu partitioning and task-to-partition allocation for real-time workloads"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS48715.2020.000-5"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2017.00017"},{"key":"ref2","article-title":"Tango: A deep neural network benchmark suite for various accelerators","volume":"abs 1901 4987","author":"a k","year":"2019","journal-title":"CoRR"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00023"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2018.8591540"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref21","author":"pouchet","year":"2015","journal-title":"Polybench V2 0"}],"event":{"name":"2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2022,3,14]]},"end":{"date-parts":[[2022,3,23]]}},"container-title":["2022 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9774496\/9774497\/09774761.pdf?arnumber=9774761","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,11]],"date-time":"2022-07-11T20:06:08Z","timestamp":1657569968000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9774761\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,3,14]]},"references-count":21,"URL":"https:\/\/doi.org\/10.23919\/date54114.2022.9774761","relation":{},"subject":[],"published":{"date-parts":[[2022,3,14]]}}}