{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T02:40:53Z","timestamp":1730342453449,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10136899","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-2","source":"Crossref","is-referenced-by-count":0,"title":["Analysis of Quantization Across DNN Accelerator Architecture Paradigms"],"prefix":"10.23919","author":[{"given":"Tom","family":"Glint","sequence":"first","affiliation":[{"name":"IIT Gandhinagar,India"}]},{"given":"Chandan Kumar","family":"Jha","sequence":"additional","affiliation":[{"name":"DFKI,Germany"}]},{"given":"Manu","family":"Awasthi","sequence":"additional","affiliation":[{"name":"Ashoka University,India"}]},{"given":"Joycee","family":"Mekie","sequence":"additional","affiliation":[{"name":"IIT Gandhinagar,India"}]}],"member":"263","reference":[{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"ref4","article-title":"A 0. 32-128 tops, scalable multi-chip-module-based deep neural network inference accelerator with ground-referenced signaling in 16 nm","author":"zimmer","year":"2020","journal-title":"JSSC"},{"key":"ref3","first-page":"372","article-title":"Newton: A dram-maker's accelerator-in-memory (aim) architecture for machine learning","author":"he","year":"2020","journal-title":"Micro"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037702"},{"key":"ref5","first-page":"1","article-title":"A 1ynm 1. 25v 8gb, 16gb\/s\/pin gddr6-based accelerator-in-memory supporting 1tflops mac operation and various activation functions for deep-learning applications","volume":"65","author":"lee","year":"2022","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3566097.3567866"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.eng.2020.01.007"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2023,4,17]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10136899.pdf?arnumber=10136899","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:49:16Z","timestamp":1695664156000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10136899\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10136899","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}