{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T02:04:27Z","timestamp":1771466667168,"version":"3.50.1"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10136904","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T15:32:57Z","timestamp":1685719977000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["High-Level Synthesis versus Hardware Construction"],"prefix":"10.23919","author":[{"given":"Alexander","family":"Kamkin","sequence":"first","affiliation":[{"name":"ISP RAS Plekhanov RUE MSU, MIPT, HSE"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikhail","family":"Chupilko","sequence":"additional","affiliation":[{"name":"ISP RAS Plekhanov RUE,Moscow,Russia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mikhail","family":"Lebedev","sequence":"additional","affiliation":[{"name":"ISP RAS Plekhanov RUE,Moscow,Russia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergey","family":"Smolov","sequence":"additional","affiliation":[{"name":"ISP RAS Plekhanov RUE,Moscow,Russia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgi","family":"Gaydadjiev","sequence":"additional","affiliation":[{"name":"University of Groningen,Plekhanov RUE,Groningen,Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref13","first-page":"175","article-title":"JHDL-an HDL for reconfigurable sys-tems","author":"bellows","year":"1998","journal-title":"Proc IEEE Int Symp Field-Program Cust Comput Mach (FCCM)"},{"key":"ref35","year":"2006","journal-title":"IEEE Standard for Verilog Hardware Description Language"},{"key":"ref12","year":"0","journal-title":"Myhdl"},{"key":"ref34","year":"2018","journal-title":"Vivado Design Suite Reference Guide Model-Based DSP Design Using System Generator"},{"key":"ref15","year":"0","journal-title":"Bambu"},{"key":"ref37","year":"2021","journal-title":"Multiscale Dataflow Programming"},{"key":"ref14","year":"2017","journal-title":"Bluespec? SystemVerilog Reference Guide"},{"key":"ref36","year":"0","journal-title":"DSLX Reference"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1984.1164399"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1977.1093941"},{"key":"ref11","year":"0","journal-title":"Chisel"},{"key":"ref33","year":"2010","journal-title":"AMBA 4 AXI4-stream Protocol Specification"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.44"},{"key":"ref32","year":"2004","journal-title":"Information technology-Generic coding of moving pictures and associated audio information-Part 4 Conformance testing ISO\/IEC 13818-4 2004"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.69"},{"key":"ref1","first-page":"506","article-title":"HDL Programming Fundamentals: VHDL and Verilog","author":"botros","year":"2005","journal-title":"Charles River Media"},{"key":"ref17","volume":"2020","year":"2021","journal-title":"Vivado design suite user guide implementation"},{"key":"ref16","year":"0","journal-title":"LegUP"},{"key":"ref38","year":"2018","journal-title":"ISO\/IEC 9899 2018 Information technology-Programming languages-C"},{"key":"ref19","year":"2021","journal-title":"User Guided High Level Synthesis"},{"key":"ref18","year":"2017","journal-title":"Vivado design suite user guide implementation"},{"key":"ref24","year":"0","journal-title":"Vitis AI"},{"key":"ref23","year":"0","journal-title":"HDL-Coder"},{"key":"ref26","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1007\/s10617-012-9096-8","article-title":"An overview of today's high-level synthesis tools","volume":"16","author":"meeus","year":"2012","journal-title":"Des Autom Embed Syst"},{"key":"ref25","first-page":"149","article-title":"HiFlip VX: an Open Source High-Level Synthesis FPGA Library for Image Processing","author":"kalms","year":"2019","journal-title":"Proc Int Symp App Reconf Comp (ARC)"},{"key":"ref20","year":"0","journal-title":"Intel FPGA SDK for OpenCL"},{"key":"ref22","year":"0","journal-title":"MaxCompiler"},{"key":"ref21","year":"0","journal-title":"Intel OneAPI"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-01857-7_47"},{"key":"ref29","first-page":"1192","article-title":"CHStone: A benchmark program suite for practical C-based high-level synthesis","author":"hara","year":"2008","journal-title":"Proc IEEE Int Symp C&S (ISCAS)"},{"key":"ref8","year":"0","journal-title":"Bluespec Compiler"},{"key":"ref7","year":"0","journal-title":"XLS"},{"key":"ref9","year":"0","journal-title":"Repository with the results of this work"},{"key":"ref4","year":"1991","journal-title":"IEEE standard specifications for the Implementations of 8x8 inverse discrete cosine transform"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228584"},{"key":"ref6","year":"0","journal-title":"MPEG-2 decoder from ISO\/IEC 13818-4 2004"},{"key":"ref5","year":"2013","journal-title":"Information technology-Digital compression and coding of continuoustone still images JPEG File Interchange Format (JFIF)-Part 5 ISO\/IEC 10918-5 2013"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2023,4,17]]},"end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10136904.pdf?arnumber=10136904","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T13:49:40Z","timestamp":1695649780000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10136904\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":38,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10136904","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}