{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T06:17:20Z","timestamp":1725689840958},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10136907","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Using High-Level Synthesis to model System Verilog procedural timing controls"],"prefix":"10.23919","author":[{"given":"Luca Ezio","family":"Pozzoni","sequence":"first","affiliation":[{"name":"Politecnico di Milano,Milan,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Ferrandi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano,Milan,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Loris","family":"Mendola","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Catania,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alfio Antonino","family":"Palazzo","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Catania,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Pappalardo","sequence":"additional","affiliation":[{"name":"STMicroelectronics,Catania,Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Vitis HLS LLVM 2021 2","year":"0","key":"ref13"},{"key":"ref12","first-page":"1","article-title":"IEEE standard for systemverilog-unified hardware design, spec-ification, and verification language","year":"2018","journal-title":"IEEE Std 1800-2017 (Rev of IEEE Std 1800-2012)"},{"journal-title":"sv-lang","year":"0","author":"popoloski","key":"ref14"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3102516"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SMACD.2017.7981562"},{"journal-title":"Siemens Veloce","year":"0","key":"ref2"},{"journal-title":"IEEE Standard for Universal Verification Methodology Language Reference Manual","first-page":"1","year":"2017","key":"ref1"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2873387"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2013.6524952"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001419"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586110"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"ref6","first-page":"1","article-title":"Solutions for mixed-signal soc verification using real number models","author":"balasubramanian","year":"2013","journal-title":"Cadence Design Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-021-05977-7"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2023,4,17]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10136907.pdf?arnumber=10136907","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,11,27]],"date-time":"2023-11-27T19:00:21Z","timestamp":1701111621000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10136907\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":14,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10136907","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}