{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T05:35:16Z","timestamp":1769751316234,"version":"3.49.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10136911","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-2","source":"Crossref","is-referenced-by-count":1,"title":["Bitstream- Level Interconnect Fault Characterization for SRAM-based FPGAs"],"prefix":"10.23919","author":[{"given":"Christian","family":"Fibich","sequence":"first","affiliation":[{"name":"University of Applied Sciences,Technikum Wien,Dept. of Electronic Engineering,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin","family":"Horauer","sequence":"additional","affiliation":[{"name":"University of Applied Sciences,Technikum Wien,Dept. of Electronic Engineering,Vienna,Austria"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roman","family":"Obermaisser","sequence":"additional","affiliation":[{"name":"University of Siegen,Chair for Embedded Systems,Siegen,Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474161"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2019.2898894"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2018.8632000"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00031"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7595-9_2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00037"},{"key":"ref1","year":"2012","journal-title":"Soft Error Mitigation Using Prioritized Essential Bits XAPP538 (V1 0)"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2023,4,17]]},"end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10136911.pdf?arnumber=10136911","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:49:58Z","timestamp":1695664198000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10136911\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10136911","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}