{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T00:41:20Z","timestamp":1782780080677,"version":"3.54.5"},"reference-count":38,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10136918","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Design Enablement Flow for Circuits with Inherent Obfuscation based on Reconfigurable Transistors"],"prefix":"10.23919","author":[{"given":"J.","family":"Trommer","sequence":"first","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"N.","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Mikolajick","sequence":"additional","affiliation":[{"name":"NaMLab gGmbH,Dresden,Germany,01187"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Huhn","sequence":"additional","affiliation":[{"name":"University of Bremen,Arbeitsgruppe Rechnerarchitektur,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Merten","sequence":"additional","affiliation":[{"name":"University of Bremen,Arbeitsgruppe Rechnerarchitektur,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.E.","family":"Djeridane","sequence":"additional","affiliation":[{"name":"University of Bremen,Arbeitsgruppe Rechnerarchitektur,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Hassan","sequence":"additional","affiliation":[{"name":"University of Bremen,Arbeitsgruppe Rechnerarchitektur,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Drechsler","sequence":"additional","affiliation":[{"name":"University of Bremen,Arbeitsgruppe Rechnerarchitektur,Bremen,Germany,28359"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Rai","sequence":"additional","affiliation":[{"name":"Chair of Processor Design, TU Dresden,Dresden,Germany,01062"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"N.","family":"Kavand","sequence":"additional","affiliation":[{"name":"Chair of Processor Design, TU Dresden,Dresden,Germany,01062"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Darjani","sequence":"additional","affiliation":[{"name":"Chair of Processor Design, TU Dresden,Dresden,Germany,01062"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Kumar","sequence":"additional","affiliation":[{"name":"Chair of Processor Design, TU Dresden,Dresden,Germany,01062"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"V.","family":"Sessi","sequence":"additional","affiliation":[{"name":"GlobalFoundries Fab 1,Dresden,Germany,01109"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Drescher","sequence":"additional","affiliation":[{"name":"GlobalFoundries Fab 1,Dresden,Germany,01109"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Kolodinski","sequence":"additional","affiliation":[{"name":"GlobalFoundries Fab 1,Dresden,Germany,01109"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Wiatr","sequence":"additional","affiliation":[{"name":"GlobalFoundries Fab 1,Dresden,Germany,01109"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2944586"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2335155"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6010016"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261028"},{"key":"ref14","author":"yasin","year":"2019","journal-title":"Trustworthy Hardware Design Combinational Logic Locking Techniques"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ETS54262.2022.9810459"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643439"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920358"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.3390\/electronics6030069"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2022.3200638"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3399742"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665726"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2359112"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-022-34533-w"},{"key":"ref38","first-page":"1","article-title":"SAT-based Key Determination Attack for Improving the Quality Assessment of Logic Locking Mechanisms","author":"merten","year":"2022","journal-title":"International Workshop on Boolean Problems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2022.3144010"},{"key":"ref18","article-title":"Opening the doors to dynamic camouflaging: Harnessing the power of polymorphic devices","author":"rangarajan","year":"2020","journal-title":"IEEE Transactions on Emerging Topics in Computing"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3070475"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2021.3064961"},{"key":"ref26","article-title":"The epfllogic synthesis libraries","author":"soeken","year":"2018","journal-title":"ArXiv Preprint"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2020.3039375"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2021.3136981"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDERC.2015.7324710"},{"key":"ref28","first-page":"1","article-title":"Utilizing xmg-based synthesis to preserve self-duality for rfet-based circuits","author":"rai","year":"2022","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116216"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342110"},{"key":"ref8","first-page":"1","article-title":"Back-bias reconfigurable field effect transistor: A flexible add-on functionality for 22 nm fdsoi","author":"sessi","year":"2021","journal-title":"2021 Silicon Nanoelectronics Workshop (SNW)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2015.2429893"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838029"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2014.69"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3357033"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2022.108381"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3372780.3378175"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2023,4,17]]},"end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10136918.pdf?arnumber=10136918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:49:44Z","timestamp":1695664184000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10136918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":38,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10136918","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}