{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T09:30:29Z","timestamp":1763458229727,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10137009","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":6,"title":["Maximizing the Potential of Custom RISC-V Vector Extensions for Speeding up SHA-3 Hash Functions"],"prefix":"10.23919","author":[{"given":"Huimin","family":"Li","sequence":"first","affiliation":[{"name":"Delft University of Technology,The Netherlands"}]},{"given":"Nele","family":"Mentens","sequence":"additional","affiliation":[{"name":"Leiden University,The Netherlands"}]},{"given":"Stjepan","family":"Picek","sequence":"additional","affiliation":[{"name":"Radboud University,The Netherlands"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285111"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1587\/transinf.2017ICP0019"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2700795"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICM.2016.7847921"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"2035","DOI":"10.1109\/TCAD.2007.906457","article-title":"A synthesis method-ology for hybrid custom instruction and coprocessor generation for extensible processors","volume":"26","author":"sun","year":"2007","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"journal-title":"RISC-V Vector Specification","year":"2021","key":"ref10"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.17487\/rfc6668"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PESGM.2012.6345468"},{"journal-title":"Keccak Implementation Overview","year":"2012","author":"bertoni","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530552"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.6028\/NIST.FIPS.202"},{"key":"ref4","article-title":"CRYSTALS-Kyber algorithm specifications and supporting documentation","volume":"2","author":"avanzi","year":"2017","journal-title":"NIST PQC Round"},{"journal-title":"PQC standardization process round4","year":"2022","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-89912-7_3"},{"journal-title":"SABER Mod-LWR based KEM (Round 2 Submission)","year":"2020","author":"vercauteren","key":"ref5"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2023,4,17]]},"location":"Antwerp, Belgium","end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10137009.pdf?arnumber=10137009","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:49:58Z","timestamp":1695664198000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10137009\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":15,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10137009","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}