{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:35:10Z","timestamp":1773246910693,"version":"3.50.1"},"reference-count":42,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10137136","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-6","source":"Crossref","is-referenced-by-count":9,"title":["RTLock: IP Protection using Scan-Aware Logic Locking at RTL"],"prefix":"10.23919","author":[{"given":"Md Rafid","family":"Muttaki","sequence":"first","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]},{"given":"Shuvagata","family":"Saha","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]},{"given":"Hadi M","family":"Kamali","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]},{"given":"Fahim","family":"Rahman","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]},{"given":"Mark","family":"Tehranipoor","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]},{"given":"Farimah","family":"Farahmandi","sequence":"additional","affiliation":[{"name":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA"}]}],"member":"263","reference":[{"key":"ref13","first-page":"189","article-title":"Novel Bypass Attack and BDD-based Tradeoff Analysis against All Known Logic Locking Attacks","author":"xu","year":"2017","journal-title":"CHES"},{"key":"ref35","year":"0"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2740364"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/800139.804528"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3089555"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2017.7951805"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/586110.586125"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228377"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3431389"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3444960"},{"key":"ref33","author":"schrijver","year":"1998","journal-title":"Theory of Linear and Integer Programming"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317831"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VTS52500.2021.9794151"},{"key":"ref2","article-title":"Advances in Logic Locking: Past, Present, and Prospects","author":"kamali","year":"2022","journal-title":"Cryptology-eprint-archive"},{"key":"ref1","first-page":"1283","volume":"102","author":"rostami","year":"0","journal-title":"A primer on hardware security Models methods and metrics"},{"key":"ref17","article-title":"SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks","author":"azar","year":"2019","journal-title":"IACR TCHES"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.193"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST.2018.8607163"},{"key":"ref38","author":"subramanyan","year":"0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3400302.3415669"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/AsianHOST47458.2019.9006720"},{"key":"ref24","article-title":"Hlock+: A robust and low-overhead logic locking at the high-level language","author":"muttaki","year":"2022","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586159"},{"key":"ref26","first-page":"91","article-title":"Fortifying RTL Locking Against Oracle-Less (Un-trusted Foundry) and Oracle-Guided Attacks","author":"limaye","year":"2021","journal-title":"DAC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3074004"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3453688.3461760"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ITC50571.2021.00026"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0687"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473927"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196126"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116261"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530541"},{"key":"ref29","first-page":"1","article-title":"Recommended Practice for Encryption and Management of Electronic Design Intellectual Property (IP)","year":"2015","journal-title":"IEEE Std 1735–2014"},{"key":"ref8","first-page":"405","article-title":"Lut-Iock: A novel LUT-based Logic Obfuscation for FPGA-bitstream and ASIC-hardware Protection","author":"kamali","year":"0","journal-title":"IEEE Computer Society Annual Symposium on VLSI (ISVLSI)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2015.7140252"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2016.7495588"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2014.6873671"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2023,4,17]]},"end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10137136.pdf?arnumber=10137136","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:49:10Z","timestamp":1695664150000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10137136\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":42,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10137136","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}