{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,24]],"date-time":"2026-03-24T15:20:03Z","timestamp":1774365603926,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,4,1]],"date-time":"2023-04-01T00:00:00Z","timestamp":1680307200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,4]]},"DOI":"10.23919\/date56975.2023.10137147","type":"proceedings-article","created":{"date-parts":[[2023,6,2]],"date-time":"2023-06-02T19:32:57Z","timestamp":1685734377000},"page":"1-2","source":"Crossref","is-referenced-by-count":3,"title":["Electrical Rule Checking of Integrated Circuits using Satisfiability Modulo Theory"],"prefix":"10.23919","author":[{"given":"B.","family":"Ferres","sequence":"first","affiliation":[{"name":"Univ Lyon, EnsL, UCBL,CNRS, Inria, LIP,France,F-69342"}]},{"given":"O.","family":"Oulkaid","sequence":"additional","affiliation":[{"name":"Univ Lyon, EnsL, UCBL,CNRS, Inria, LIP,France,F-69342"}]},{"given":"L.","family":"Henrio","sequence":"additional","affiliation":[{"name":"Univ Lyon, EnsL, UCBL,CNRS, Inria, LIP,France,F-69342"}]},{"given":"M. Khosravian","family":"G.","sequence":"additional","affiliation":[{"name":"Aniah,Grenoble,France,38000"}]},{"given":"M.","family":"Moy","sequence":"additional","affiliation":[{"name":"Univ Lyon, EnsL, UCBL,CNRS, Inria, LIP,France,F-69342"}]},{"given":"G.","family":"Radanne","sequence":"additional","affiliation":[{"name":"Univ Lyon, EnsL, UCBL,CNRS, Inria, LIP,France,F-69342"}]},{"given":"P.","family":"Raymond","sequence":"additional","affiliation":[{"name":"Univ. Grenoble Alpes, Grenoble INP, VERIMAG,CNRS,Grenoble,France,38000"}]}],"member":"263","reference":[{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2020.02.009"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-49213-5_14"},{"key":"ref3","first-page":"6","article-title":"Using static voltage analysis and voltage-aware DRC to identify EOS and oxide breakdown reliability issues","author":"hogan","year":"2013","journal-title":"2013 35th Electrical Overstress\/Electrostatic Discharge Symposium EOS\/ESD"},{"key":"ref6","first-page":"6","author":"lu","year":"2010","journal-title":"Hierarchical verification of chip-level ESD design rules"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333694"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-78800-3_24"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927102"}],"event":{"name":"2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)","location":"Antwerp, Belgium","start":{"date-parts":[[2023,4,17]]},"end":{"date-parts":[[2023,4,19]]}},"container-title":["2023 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10136870\/10136706\/10137147.pdf?arnumber=10137147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,25]],"date-time":"2023-09-25T17:49:47Z","timestamp":1695664187000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10137147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,4]]},"references-count":7,"URL":"https:\/\/doi.org\/10.23919\/date56975.2023.10137147","relation":{},"subject":[],"published":{"date-parts":[[2023,4]]}}}